
Design of a Custom IP for 8x8 matrix multiplication

Vivado Block Design



Pragmas Used for Optimisations:

- #pragma HLS PIPELINE: Directive used in High-Level Synthesis (HLS) tools like Xilinx Vivado HLS to instruct the compiler to pipeline a specific section of code, typically a loop or function. Pipelining improves performance by allowing the overlapping execution of operations across multiple clock cycles.
 - By Default, it tries to reduce the **initiation interval** of a loop to 1.
- #pragma ARRAY PARTITION: In hardware synthesis, arrays are typically mapped to memory structures like block RAMs (BRAMs). When multiple operations try to access the same memory in a single clock cycle, memory access conflicts arise, which can limit parallelism and pipelining.

Array partitioning removes this bottleneck by splitting the array into smaller, independently accessible memory blocks or registers, enabling parallel access to different parts of the array. This is essential for achieving high throughput in pipelined designs.

Example:

Matrix A[2][1] = [[1,2,3],[4,5,6]]

If we use $\#pragma\ ARRAY\ PARTITION\ variable = A\ complete\ dim = 1$, then the array is split into two arrays, [1,2,3] and [4,5,6]. Now, each row can be mapped to a different BRAM or register block, allowing concurrent access to elements from different rows, which would not be possible with a single BRAM.

Results

Method Avg Execution Time (Micro-Seconds)

PS	26.074459
Pipelined MMUL in PL	31.892307
Pipelined + AP MMUL in PL	7.283692
Pipelined + AP + Memory Mapped MMUL in PL	6.415385

Reasons:

The table shows average execution times for different methods of matrix multiplication (MMUL) on a processing system (PS) and programmable logic (PL). Here's an analysis of the reasons for the differences in execution times:

PS (26.074459 μs):

Reason: The PS (Processing System) refers to a general-purpose processor (ARM Cortex-A9). It executes the matrix multiplication sequentially using software. While this method benefits from high clock speeds and optimized CPU instructions, it lacks parallelism, leading to a moderate execution time compared to PL-based methods.

Pipelined MMUL in PL (31.892307 µs):

Reason: This method uses pipelining in the programmable logic (FPGA). Pipelining breaks down the matrix multiplication into stages, allowing concurrent processing of different parts of the computation. However, the execution time is higher than PS because the PL clock frequency is typically lower than the PS, and the overhead of setting up the pipeline (e.g., data transfer between PS and PL, pipeline stalls) may outweigh the benefits for the given matrix size or implementation.

Pipelined + AP MMUL in PL (7.283692 μs):

Reason: Array Partitioning (AP) in the PL involves dividing arrays into smaller blocks that can be processed in parallel. This enables better resource utilisation on the FPGA, such as using multiple DSP slices or LUTs concurrently. Combined with pipelining, this parallelism significantly reduces execution time compared to both the PS and the basic pipelined method by allowing simultaneous computations on different array segments.


Pipelined + AP + Memory Mapped MMUL in PL (6.415385 μs):


Reason: The addition of Memory Mapped maps the PL directly to memory (without using DMA). This reduces data transfer bottlenecks between the PS and PL, allowing faster access to matrix data. The slight improvement over the previous method $(7.283692 \, \mu s)$ is due to reduced latency in memory operations, making the overall process more efficient.


Results:


• Achieved 4 times speedup, reducing running time from 26.07μs to 6.41μs using memory-mapped interface.


Xilinx SDK (Software Development Kit Code)














Vivado HLS (high-level synthesis) C code

```
© Explorer 

✓ 
Lab8_HLS_HW
                                                               e matrixmul.cpp 

1 #include "matrixmul.h"
                                                                                                                                                                                                                                        □ 🐧 Warnings 🔡 Outline 🖾 😅 Directive
   > 🔊 Includes


> 🛢 Source
                                                                                      ovoid matrixmul_3(hls::stream<axis_data> &in_A, hls::stream<axis_data> &out_C)


    ← matrixmul.cpp


                                                                                    4 {
50//#pragma HLS INTERFACE axis register both port=out_C
6 //#pragma HLS INTERFACE axis register both port=in_A

    matrixmul_4(Mat_Dtype*, Mat_Dtype*) : void

                                                                                      #pragma HLS INTERFACE ap_ctrl_none port=return
#pragma HLS INTERFACE axis register both port=out_c
#pragma HLS INTERFACE axis register both port=in_A
                                                                                             Mat_Dtype input_A[MATSIZE][MATSIZE];
#pragma HLS ARRAY_PARTITION variable=input_A complete dim=2
Mat_Dtype input_B[MATSIZE][MATSIZE];
#pragma HLS ARRAY_PARTITION variable=input_B complete dim=1
                                                                                             Mat Dtype output C[MATSIZE][MATSIZE]:
                                                                                             int row,col,index;
axis_data local_read, local_write;
                                                                                             //saving streaming data to respective variables loop_input_A1: for(row=0;row<MATSIZE;row++)
                                                                                                   loop input A2: for(col=0;col<MATSIZE;col++)
                                                                                                         #pragma HLS PIPELINE //Optimisation 2
local_read = in_A.read();
input_A[row][col] = local_read.data;
                                                                                             loop_input_B1: for(row=0;row<MATSIZE;row++)
                                                                                                   loop_input_B2: for(col=0;col<MATSIZE;col++)
                                                                                                        #pragma HLS PIPELINE
local_read = in_A.read();
input_B[row][col] = local_read.data;
                                                                                             // MATRIX MULTIPLICATION
loop1: for (row=0;row<MATSIZE;row++){
loop2: for(col=0;col<MATSIZE;col++){
#pragma HLS PIPELINE
                                                                                                                                                    へ IN 令 (4) ■ 21:50 ほ
14-04-2025 ほ
```







Output [On JTAGTERMINAL]

