Q.) What is the meaning of normalization and how to calculate the bias of the exponent value.

Ans: Normalization consists of shifting significand digits left until the most significant bit is nonzero. a normalized floating-point number's mantissa has no non-zero digits to the left of the decimal point and a non-zero digit just to the right of the decimal point. Normalization is done by adding A normalized floating point number


has the form:

1.ssssssssssss x 2^{eeeeeee}

We add binary of 127 to true exponent to calculate the the bias of exponent value and normalize our answer, because 23 bit to 30 bit that contain exponent should be positive.

Q.) What is the IEEE floating point representation.

Ans: The IEEE defines two different formats with different precisions: single and double precision. Single precision is used by float variables in C and double precision is used by double variables.



e = 0 and f = 0 denotes the number zero (which can not be normalized) Note that there is a +0 and -0.

e = 0 and $f \neq 0$ denotes a denormalized number. These are discussed in the next section.

e = FF and f = 0 denotes infinity (∞). There are both positive and negative infinities.

e = FF and $f \neq 0$ denotes an undefined result, known as NaN (Not a Number).

63	62	52	51		0	
s	e			f		

Q.) Differentiate between fixed point and floating-point number representation.

Ans: Integer Representation: (Fixed-point representation): An eight bit word can be represented the numbers from zero to 255 including $00000000 = 0\ 00000001 = 1 - - - - - 11111111 = 255$ In general if an n-bit sequence of binary digits an-1, an-2a1, a0; is interpreted as unsigned integer A.



The floating point is always interpreted to represent a number in the following form ±M × R±E . Only the mantissa M and the exponent E are physically represented in the register (including their sign). The radix R and the radix point position of the mantissa are always assumed. A floating-point binary no is represented in similar manner except that it uses base 2 for the exponent. The fraction has zero in the leftmost position to denote positive. The floating-point number is equivalent to M × 2E.

- Q.) Explain types of instructions organization and instruction format.
 - Computers may have instructions of several different addresses. The no. of address field in the instruction format of a computer depends on internal organization of its registers. Main 3 organizations are as follows:
 - 1. Single Accumulator Organization.
 - 2. General Register Organization.

Ans: 3. Stack Organization.

1. Single Accumulator Organization

 In this type of organization that specifies the arithmetic addition is by an assembly language instruction as ADD X, where X is address of operand. The ADD instruction in this case, result in the operation.

2. General Register Organization

 The instruction format in this type of computer needs 3 register address field. Thus, instruction for an arithmetic addition may be written as.

3. Stack Organization

 The stack organization CPU uses stack which uses PUSH and POP operation. These defined operation requires the address field.

For the above organization. There are 4 types of instructions-

Types of Instructions

- 1. Three Address Instruction
- 2. Two Address Instruction
- 3. One Address Instruction
- 4. Zero Address Instruction

1. Three Address Instruction

- Computers with three address instruction format can use each address field to specify either a processor register or a memory operand.
- The program in assembly language that evaluate X=(A+B)*(C+D) as follows:

It is assumed that the computer has two processor register. The symbol M[A] denotes the operand at memory address symbolized by A.

• The advantage of three address format is that it results in short program when evaluating arithmetic operations. The disadvantage is that the binary coded instruction require to many bits to specify three address.

3. One Address Instruction

 One address instruction uses an accumulator register for all data manipulation for the purpose of multiplication and division. There is a need for second register and assume that the AC contains the result of all operation. The program is to evaluate: X= (A+B)*(C+D) in one address instruction:-

```
LOAD A
           AC -
                      M[A]
           AC -
ADD B
                      AC + M[B]
STORE T
           M[T] ←
                      AC
LOAD C
           AC -
                      M[C]
           AC -
ADD D
                      AC + M[D]
           \mathsf{AC}
                      AC * M[T]
MULT
STORE X
           M[X] ←
```

2. Two Address Instruction

 Two address instruction is most common in commercial system. Here, again, each address field can specify either the processor register or a memory word. The program to evaluate X= (A+B)*(C+D) as follows:

Mov R₁, A = R₁
$$\longrightarrow$$
 M [A]
ADD R₁, B = R₁ \longrightarrow R₁ + M [B]
Mov R₂, C = R₂ \longrightarrow M [C]
ADD R₂, D = R₂ \longrightarrow R₂ + M [D]
MUL R₁, R₂ = R₁ \longrightarrow R₁ * R₂
MOV X, R₁ = M[X] \longrightarrow R₁

- 4. Zero Address Instruction
- Step organized computes and do not use an address field for the instruction addition and multiplication.
- The PUSH and POP instructions however need an address field to specify the operand that communicate with the stack.
- The program to evaluate the same operation in Zero address instructions as follows:-

```
PUSH A
            TOS -
                         Α
PUSH B
            TOS -
                         В
ADD
            TOS -
                         A+B
PUSH C
            TOS -
                         C
                         D
PUSH D
            TOS -
ADD
            TOS -
                        C+D
                        (A+B) * (C+D)
MUL
            TOS -
POP X
                        TOS
            M[X] ←
```

Q.13) Define following terms:

- a. Control Memory
- b. Micro instruction

Ans:






Figure 4: Micro-programmed Control Unit

- The address of micro-instruction that is to be executed is stored in the control address register (CAR).
- Micro-instruction corresponding to the address stored in CAR is fetched from control memory and is stored in the control data register (CDR).
- This micro-instruction contains control word to execute one or more micro-operations.
- After the execution of all micro-operations of micro-instruction, the address of next micro-instruction is located.

	COA Questien Ba	nk Sceluhions		
		- Par a manufacture and a		
And 1 =>	Computer Architecture	Compuler Organization		
	hin chand description of requirem-			
2000	ends and design implementation.	one linked trogether and contribute		
100	,	to realize architectural specification.		
0	Josenber what computer does	describe how computer does.		
0	Deals with high-level design	deals with low-level design		
	188 wes .	issues-		
0	Indicates its handware	In dicales its performance		

	Computer Architechere	Computy organization
0	for designing computer its	Decided after set up
	architechne is fixed first	of anchitecture.
0	comprises logical hunchins	consists of physical units
	Such as the truckion sels rogister	
	dala types, and addressing modes.	rally and adders.
<u>o</u> .	coordinates the handware and	handles the segments of
	Software of the system.	the netrovk in a system.
And 2->	Control unit controls the flo	w of doubar between prote-
	ssor and memory and perif	herals also, it directs
	entire system to carry out	
	tions by generally relevant	
	to all operations in the compale	
	It communicates with ALU	
	which operation is performed and	
	other two units of CPU.	ans , auxiliary sienage, and
	Abhibales Hardwhed	Combal Minimorranual Gold
	Speed Fast	Control Micro-programmed arbal Slow
	cost of implementation Hove	-0
1	Plexibility Not flexible difficu	ut to Flexible new inchang
	Ability to Mondie Difficult	Basier
	Decoding complex	Easy
	Applications RISC Micropro	cessor CISC Hicroprocessor
	Ins truction set Size: Small	Large
	Control Memory Absent	Prosent
	Chip Area Required Less	More
ARCHA	Market State of the State of th	P. 7.0.7





e. A address the muchan X = (A-B+c)/(6+H) GOADA ACE MCA] SUBB ACE AC - MCB] RODC ACEACHMECT STORE T MCT] = AC LOAD & AC MEG] MULH AGE ACXMEH] DIV.T AC + T/AC STORE X MCX7 C AC d. zero address the muchon PUSHA TOSE A PUSN B TOSE B SUB TOS + A-B PUSH C TOS C C APPC TOS + A-BAC PUSH G TOSE G PUSH H TUSE H MUL TOSE GAM DIV TOSE (A-BAC) / (GNH) POPX MIX] = TOS

	Onio
Ans 50	$X = A + B / C \times (D + E) - F$
	a. 3 address instructions
	DIV R, B, C = R, < MCB) /MCC]
	ADD R2, D, E = R2 MED] + MCE]
	TOC X, K1, R2 -MX/C C R, RR2
	ADD ByA; X = R, E BEATH MCX] + MCX] + MCX]
	SUB ZjR, F = METO E RI-F
	1 2 - 11 - 2 101 0
	b. 2 address instructions
The second	MOVEB = R' = MCOT DIV RI, C = R = RIME]
	ADD MOV R2, D = R2 EMCD]
	ADD $R_2, E = R_2 \leftarrow R_2 + M[E]$
	MUL RI, R2 = R, CR, PR
	ADO RIA = RI = RI + MCAT
300 10	SUB RIF = RI = RI - MCF)
	MOU X, R, = M[X] = R,
	e. 1 address instructions
	LOAD B AC & MEB]
	DIN C AC + AC/MCC]
	STORE T MCT] - AC
4	LOAD D AC + MCD7
+	ADD E ACE ACH MCE]
	TUL 7 ACE AC * MET]
	IDD A ACE AC + MCAT
	BUB F ACE AC-MCF]
9	STORE X MCXJ E AC

	Date
d. zero add ress	ih? by chors
PUSH B	TOS < NOS B
Push c	708 E.C.
DIV	TOSEB/C
1084 D	705 & D
PUSH E	TOS E E
ADD	TOSE OFE.
MUL	TOS < B/C × (D+€)
PUSH A	TOSEA
ADD	TOS < A + B/C × (D+6)
PUSN F	TOSE F
SUB	TOSE A+ B/C * (D+6) - F
POP X	MEX7 & TOS