

# ASSIGNMENT-2

Page No

11

Date

Q1.) The main memory of a computer has  $2cm$  blocks while the cache has  $2c$  blocks. If the cache uses the Set associative mapping scheme with 2 blocks per set, then block  $k$  of the main memory maps to the Set -

1.)  $(k \bmod m)$  of the cache      2.)  $(k \bmod c)$  of the cache

3.)  $(k \bmod 2c)$  of the cache

4.)  $(k \bmod 2cm)$  of the cache

⇒ Given 2 blocks per set,  $2cm$  block - main memory  
 $2c$  blocks - cache memory.

$$\text{No. of Sets} = \frac{2c \text{ blocks}}{2 \text{ block per set}} = c$$

Since no. of sets =  $c$ , So we can clearly evaluate that to send  $k^{\text{th}}$  block we need  $(k \bmod c)^{\text{th}}$  set.

$$\therefore \textcircled{2} \quad k \bmod c$$

Q2.) In a  $k$ -way Set associative cache, the cache is divided into  $v$  sets, each of which consists of  $k$  lines. The lines of a set placed in sequence one after another. The lines in set  $s$  are sequenced before the lines in set  $(s+1)$ . The main memory blocks are numbered  $0$  onwards. The main memory block numbered  $j$

must be mapped to any one of the cache lines from -

- ①  $(j \bmod v) \times K$  to  $(j \bmod v) \times K + (K-1)$
- ②  $(j \bmod v)$  to  $(j \bmod v) + (K-1)$
- ③  $(j \bmod K)$  to  $(j \bmod K) + (v-1)$
- ④  $(j \bmod K) \times v$  to  $(j \bmod K) \times v + (v-1)$

⇒ Since we have  $v$  sets  
so, according to mapping theory  
 $j^{\text{th}}$  block must be mapped to  
 $(j \bmod v)$  block.  
Now, we know that each block has  
 $K$  lines and are in sequence.  
⇒  $(j \bmod v)$  block has lines from  
 $(j \bmod v) \times K$  to  $(j \bmod v) \times K + (K-1)$   
∴ ①  $(j \bmod v) \times K$  to  $(j \bmod v) \times K + K-1$

Q3.) A block-set associative cache memory consists of 128 blocks divided into four block sets. The main memory consists of 16,384 blocks and each block contains 256 eight bit words.  
1. How many bits are required for addressing the main memory?

2. How many bits are needed to represent the TAG, SET and WORD fields?

→ Given: 1 block = 256 = 8 bit words.

Main memory = 16,384 blocks.

Cache memory = 128 blocks


4-sets in cache memory.

Now, Main memory = 16,384 × 256 bytes  
(∵ 1 byte = 8 bits)

which can be represented as  
 $= 2^{14} \times 2^8 = 2^{22}$

⇒ Physical address size = 22 bits

= Logical address size = 22 bits.



Also; Block offset = Line offset = word field.



Set bits =  $\frac{\text{Lines or blocks}}{\text{Set no.}} = \frac{128}{4} = 32 = 2^5$   
represented by 5 bits  
for Set field

∴ 22 bits required for addressing main memory  
9 bits for TAG field  
5 bits for SET field  
8 bits for word field one required

Q4) A computer has a 256 KB, 4-way set associative, write back data cache with block size of 32 bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.

Part-01: The number of bits in the tag field of an address is -

1) 11 2) 14 3) 16 4) 27

Part-02: The size of the cache tag directory is -

1) 160 Kbits 2) 136 Kbits 3) 40 Kbits 4) 32 Kbits

⇒ Given :- 256 KB <sup>cache</sup> ~~main~~ memory

Block size = 32 B

Physical address = 32 bit

Set = 4-way

Now, No. of blocks =  $\frac{256 \text{ KB}}{32 \text{ B}} = \frac{2^8 \times 2^{10} \text{ B}}{2^5 \text{ B}}$

=  $2^{13}$

$$\text{Set bits} = \frac{2^{13}}{2^2} (=7) = 2^{11}$$

11 bits for set

Block Size, bits = 5  
32 + 4 because 4 bits are in address

Tag	Set	Valid	Modified	Replacement	Block Size
16	11	2	1	1	5

∴ In tag field Tag + valid + modified + replacement

this all field are there

⇒  $12 + 2 + 1 + 1 = 16$  bits are required for Tag field. (3)

$$\text{Tag Directory Size} = \frac{\text{Number of} \times \text{Tag Size}}{\text{Tags}}$$

$$= \frac{\text{No. of lines/blocks in cache} \times \text{Number of bits in tag}}{\text{Tags}}$$

$$= 2^{13} \times (16+4) \text{ bits}$$

$$= \frac{2^{13} \times 20 \text{ bytes}}{2^3} = \frac{2^{13} \times 20 \text{ Kbits}}{2^{10}}$$

$$= 8 \times 20 \text{ Kbits} = 160 \text{ K-bits}$$

∴ (1) [P.T.O.]



Q5) A 4-way set associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is     .

⇒ Given: 1 word = 32 bits.

$$1 \text{ block} = 8 \text{ words} = 8 \times 32 \text{ bits} = 2^8 \text{ bits.}$$

$$\text{Physical address memory} = 2^2 \times 2^{30} \text{ B} = 2^{32} \text{ Bytes.}$$

$$\text{Cache memory} = 2^4 \times 2^{10} \text{ Bytes} = 2^{14} \text{ Bytes.}$$


$$\text{Now, } 1 \text{ block} = \frac{2^8}{2^3} \text{ bytes} = 2^5$$

∴ 5 bits for block address.

$$\text{No. of blocks in cache} = \frac{2^{14}}{2^5} = 2^9$$

$$\text{Set-bits} = \frac{2^9}{2^2} = 2^7$$

∴ 7 bits for 32



∴ 20 bits for TAG field.

Q6) Consider a direct mapped cache with 8 cache blocks (0-7). If the memory block requests are in the order -

3, 5, 2, 8, 0, 6, 3, 9, 16, 20, 17, 25, 18, 30, 24, 2, 63, 5, 82, 17, 24

which of the following memory blocks will not be in the cache at the end of the sequence?

1) 3    2) 18    3) 20    4) 30

Also, calculate the hit ratio and miss ratio.

⇒ Given we have 8 blocks

The memory blocks requested will be in (Block no.) mod (Lines) map, and at one time one memory block can only be present.

∴  $3 \bmod 8 = 3$  ∴ in line 3.

Similarly for all memory blocks

Line 0	2, 0, 16, 24
1	9, 17, 25, 17
2	2, 18, 2, 82
3	3
4	20
5	5
6	6, 30
7	63

We can clearly see that from

3, 18, 20, 30  
18 is not present.

(2) ~~18~~

[P-70]

$$\text{Hit ratio} = \frac{\text{Hits found}}{\text{Total no of access}} = \frac{2}{21} = 0.095$$

$$\text{Miss ratio} = \frac{\text{Miss found}}{\text{Total no of access}} = \frac{19}{21} = 0.905$$

Q7) Consider an array AC[100] and each element occupies 4 words. A 32 word cache is used and divided into 8 word blocks, what is hit ratio for the following code -

for (i=0; i<100; i++)

AC[i] = AC[i] + 10;

⇒ Given: Cache memory = 32 word  
No. of blocks = 8

Now, No. of blocks =  $\frac{32 \text{ words}}{8 \text{ words/block}} = 4$

In array each element = 4 words

No. of elements in each block =  $\frac{8 \text{ words}}{4 \text{ words/element}} = 2 \text{ elements}$

Now, mapping of blocks:-

Whenever we access a block we will access 2 elements as

AC[0] AC[1] AC[2] AC[3] AC[4] AC[5] AC[6] AC[7] AC[8] AC[9] AC[10] AC[11] AC[12] AC[13] AC[14] AC[15] AC[16] AC[17] AC[18] AC[19] AC[20] AC[21] AC[22] AC[23] AC[24] AC[25] AC[26] AC[27] AC[28] AC[29] AC[30] AC[31] AC[32] AC[33] AC[34] AC[35] AC[36] AC[37] AC[38] AC[39] AC[40] AC[41] AC[42] AC[43] AC[44] AC[45] AC[46] AC[47] AC[48] AC[49] AC[50] AC[51] AC[52] AC[53] AC[54] AC[55] AC[56] AC[57] AC[58] AC[59] AC[60] AC[61] AC[62] AC[63] AC[64] AC[65] AC[66] AC[67] AC[68] AC[69] AC[70] AC[71] AC[72] AC[73] AC[74] AC[75] AC[76] AC[77] AC[78] AC[79] AC[80] AC[81] AC[82] AC[83] AC[84] AC[85] AC[86] AC[87] AC[88] AC[89] AC[90] AC[91] AC[92] AC[93] AC[94] AC[95] AC[96] AC[97] AC[98] AC[99]

As in AC[i] = AC[i] + 10

first we access AC[i] for reading then up-

along the value:-

like for 1 block if we get

AC[0] (read) miss AC[6] (write) hit  
AC[1] (read) hit AC[7] (write) hit

$$\therefore \text{Hit ratio} = \frac{3}{4} = 75\%$$

$$\text{Miss ratio} = \frac{1}{4} = 25\%$$

Q8) Please evaluate the question:

If the main memory is of 8K bytes and the cache memory is of 2K words. It uses associative mapping. The each word of cache memory shall be

1) 11 bits 2) 21 bits 3) 16 bits 4) 20 bits

⇒ Given: Main memory = 8 KB

Cache memory = 2K words

The associative mapping must contain both address & data.


Now if we check the bits required for each word in the main memory:-

$$2^3 \times 2^{10} \text{ Bytes} = 2^{13} \text{ Bytes} = 2^{13} \times 2^3 \text{ bits} = 2^{16} \text{ Bits}$$

∴ As each word in main memory is of 16-bits each word of cache memory must also be containing 16-bits. (3)

(89) Please evaluate the question:  
Let  $x$  be number of bits required for addressing the main memory,  $C$  words be the capacity of a cache memory and the size of block be  $B$  words. If it is designed as direct mapped cache, the length of the tag held is 12 bits. If the cache unit is now designed as a 16-way Set associative cache, the length of the tag held is 16 bits.

=> Given:-  
 $x$  bits for main memory addressing  
 $C$  words - capacity of cache memory  
 $B$  - size of block  
12 bits = Tag held.



12  $\log_2(C/B)$   $\log_2(B)$

No. of lines =  $C/B$ ; bits required =  $\log_2(C/B)$


Block offset =  $\log_2(B)$

$x - 12 = \log_2(C/B) + \log_2(B)$

$\Rightarrow x + 2 = \log_2(C/B \times B) = \log_2(C)$  ①

Now for 16-way Set associative cache:-

Set-bits =  $\log_2\left(\frac{\text{No. of lines}}{\text{Set no.}}\right) = \log_2\left(\frac{C/B}{16}\right)$   
 $= \log_2\left(\frac{2^{x+2}}{2^4 \cdot B}\right)$  {  $\because C = 2^{x+2}$  by ① }  
 $= \log_2\left(\frac{2^{x-16}}{B}\right)$



Now,  $x - ? = \log_2\left(\frac{2^{x-16}}{B}\right) + \log_2(B)$

$x - ? = \log_2\left(\frac{2^{x-16}}{B} \cdot B\right)$

Taking anti-log both sides:-

$\langle 2^{x-?} = 2^{x-16} \rangle$

By exponential comparison we know that  
 $\langle ? = 16 \rangle$  i.e; unknown Tag bit is 16.

(10)

Cache/memory layout: A computer has an 8 GByte memory with 64 bit word size. Cache




block of memory stores 16 words. The computer has a direct-mapped cache of 128 blocks. The computer uses word level addressing. What is the address format? If we change the cache to a 4-way set associative cache, what is new address format?

⇒ Given:- main memory = 8 GB  
1 word = 64 bit = 8 B  
1 block = 16 words =  $16 \times 8 \text{ B}$   
cache - 128 blocks (Direct mapped)  
Word level addressing.

New; bits for address in main memory  
=  $2^3 \times 2^{30} \text{ B} \Rightarrow 2^{33}$   
∴ 33 bits

Block offset bits:-  
 $2^4 \times 2^3 \text{ B} = 2^7 \text{ B}$


∴ 7 bits.



for line no:- Since we have 16 words in each block  $\Rightarrow$  we need 16 lines:-

$$2^4 = 16 \Rightarrow 4 \text{ bits.}$$


And for physical address:-



New, changing to 4-way set associative

Set-bits:-  $\frac{\text{Line No.}}{\text{Set no.}} = \frac{2^4}{2^2} = 2^2$

∴ 2 bits for sets.



Physical address will be same.


(Q11) Direct Mapping Question: Assume a computer has 32 bit addresses. Each block stores 16 words. A direct-mapped cache has 256 blocks. In which block (line) of the cache would we look for each of the following addresses? Addresses are given in hexadecimal for convenience.

a. 1A2BC012    b. FFFF00FF    c. 12345678  
d. C109A532

⇒ Given:- 32 bit physical addresses.  
Block offset = 16 words =  $2^4$   
256 cache blocks

Now;

Physical address:-




Now we have 256 lines in cache.

Bits for line no:-  $2^8$

8 bits.

Now, Thus, logical address:-



a.) 4A2BC012

As we know each hexadecimal digit contains  
info equivalent of 4 binary bits  
therefore line no. is given by 2<sup>nd</sup> and  
3<sup>rd</sup> hexadecimal digit.

Here 01 =  $1 \bmod 8 = 1$

∴ It is in line 1, & block 4  
b.) FFFF 00FF

⇒  $0F = 15 \bmod 8 = 7$

∴ It is in line 7 & block 15

c.) 12345678

⇒  $67 = (7+96) \bmod 8 = 7$

∴ It is in line 7 & block 103

d.) C1090532

⇒  $53 = (3+80) \bmod 8 = 3$

∴ It is in line 3, & block 83