

S-R Flip-Flop

S-R Flip Flop \rightarrow gated set - Reset Flip-Flop


Flip Flop \Rightarrow FF is a circuit that maintain a state until directed by input to change the state. In sequential logic circuit the flip-flop is basic storage element.

S-R Flip Flop \Rightarrow $\begin{cases} \rightarrow \text{Set} - 1 \\ \rightarrow \text{Reset} - 0 \end{cases}$

Block dia. : -




logic ckt : -



Truth Table :-

CLK	S	R	Q _n Next
	0	0	Q _n Previous state
	0	1	0
	1	0	1
	1	1	Invalid/forbidden X



Note :-

NAND Gate T-F.


0	0	1
0	1	1
1	0	1
1	1	0

Case (1) $S = 0, R = 0$


Q Previous value

Nand gate

0	0	1
0	1	1
1	0	1
1	1	0




Case (2) $S = 0, R = 1$




Any one input '0' output 1

Case (3) $S = 1, R = 0$



Case (4) $S = 1, R = 1$




$Q \quad \bar{Q}$
1 1 x
Forbidden

J.K Flip Flop (Jack Kilby)


S	R	Q_{next}
0	0	No change
0	1	0
1	0	1
1	1	Invalid

To solve the Invalid state position of S-R flip flop we use J-K flip flop

Block diagram :-



logic circuit :-




Truth Table :-

J	K	Q_{next}
0	0	No Change
0	1	0
1	0	1
1	1	\overline{Q}

SR Flip Flop by K-map

Logic Circuit :-



Truth Table :-

CLK	I/p			O/p	
	Q	S	R	Q _{next}	
↑	0	0	0	0	
↑	0	0	1	0	
↑	0	1	0	1	✓
↑	0	1	1	X	1 Q̄
↑	1	0	0	1	
↑	1	0	1	0	
↑	1	1	0	1	
↑	1	1	1	X	1 Q

We are having 3 inputs

$$\therefore 2^3 = 8 \text{ K-map}$$


Q	SR			
	00	01	11	10
0	0	1	d 3	1 2
1	1 4	5	d 7	1 6

$$F(Q, S, R) = S + Q\bar{R}$$

J K Flip Flop By K-Map

- JK flip-flop is a refinement of the S-R flip-flop to solve the problem of Invalid state when both inputs are 1.
- J. K flip-flop ^{input J & K} is used same as R-S flip flop i/p where J - set, K is reset
- J.K is named by scientist Jack. Kilby
- Extra feedback required as shown in fig.

Logic :-



Truth Table :-

CLK	Q	J	K	Q _{next} or	J	K
↑	0	0	0	0	0	0
↑	0	0	1	0	0	0
↑	0	1	0	1	0	1
↑	0	1	1	1 \bar{Q}	1	0
↑	1	0	0	1	1	1
↑	1	0	1	0		
↑	1	1	0	1		
↑	1	1	1	0 \bar{Q}		

Q	SR			
	00	01	11	10
0	0	1	1	1
1	1	5	7	1

$$F = \overline{Q}S + \overline{S}\overline{R} + QR$$

Race Around condition of J-K Flip Flop

For JK Flip-Flop if $J=K=1$ & if clock is too long then state of flip flop keep on toggle which leads to uncertainty in determining output state of flip flop. This problem is called Race Around condition.

