

Assignment 2

Q.1. The main memory of a computer has 2^m blocks while the cache has 2^c blocks. If the cache uses the set associative mapping scheme with 2 blocks per set, then block k of the main memory maps to the set-

1. $(k \bmod m)$ of the cache
2. $(k \bmod c)$ of the cache
3. $(k \bmod 2^c)$ of the cache
4. $(k \bmod 2^m)$ of the cache

Q.2 In a k -way set associative cache, the cache is divided into v sets, each of which consists of k lines. The lines of a set placed in sequence one after another. The lines in set s are sequenced before the lines in set $(s+1)$. The main memory blocks are numbered 0 onwards. The main memory block numbered ' j ' must be mapped to any one of the cache lines from-

1. $(j \bmod v) \times k$ to $(j \bmod v) \times k + (k - 1)$
2. $(j \bmod v)$ to $(j \bmod v) + (k - 1)$
3. $(j \bmod k)$ to $(j \bmod k) + (v - 1)$
4. $(j \bmod k) \times v$ to $(j \bmod k) \times v + (v - 1)$

Q.3 A block-set associative cache memory consists of 128 blocks divided into four block sets. The main memory consists of 16,384 blocks and each block contains 256 eight bit words.

1. How many bits are required for addressing the main memory?
2. How many bits are needed to represent the TAG, SET and WORD fields?

Q.4 A computer has a 256 KB, 4-way set associative, write back data cache with block size of 32 bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.

Part-01:

The number of bits in the tag field of an address is-

1. 11
2. 14
3. 16
4. 27

Part-02:

The size of the cache tag directory is-

1. 160 Kbits
2. 136 Kbits
3. 40 Kbits
4. 32 Kbits

Q.5 A 4-way set associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is _____.

Q.6 Consider a direct mapped cache with 8 cache blocks (0-7). If the memory block requests are in the order-

3, 5, 2, 8, 0, 6, 3, 9, 16, 20, 17, 25, 18, 30, 24, 2, 63, 5, 82, 17, 24

Which of the following memory blocks will not be in the cache at the end of the sequence?

1. 3
2. 18
3. 20
4. 30

Also, calculate the hit ratio and miss ratio.

Q.7 Consider an array A[100] and each element occupies 4 words. A 32 word cache is used and divided into 8 word blocks. What is the hit ratio for the following code-

```
for (i=0 ; i < 100 ; i++)
```

```
A[i] = A[i] + 10;
```

Q.8 Please evaluate the question:

If the main memory is of 8K bytes and the cache memory is of 2K words. It uses associative mapping. Then each word of cache memory shall be

1. 11 bits

2. 21 bits

3. 16 bits

4. 20 bits

Q.9 Please evaluate the question:

Let x be number of bits required for addressing the main memory, C words be the capacity of a cache memory and the size of block be B words. If it is designed as direct mapped cache, the length of the tag field is 12 bits. If the cache unit is now designed as a 16-way set-associative cache, the length of the tag field is ____ bits.

Q.10 Cache/Memory Layout: A computer has an 8 GByte memory with 64 bit word sizes. Each block of memory stores 16 words. The computer has a direct-mapped cache of 128 blocks. The computer uses word level addressing. What is the address format? If we change the cache to a 4- way set associative cache, what is the new address format?

Q.11 Direct Mapping Question: Assume a computer has 32 bit addresses. Each block stores 16 words. A direct-mapped cache has 256 blocks. In which block (line) of the cache would we look for each of the following addresses? Addresses are given in hexadecimal for convenience.

a. 1A2BC012 b. FFFF00FF c. 12345678 d. C109D532