
S-R Flip-Flop SR Flip Flop > gerted sof Reset Flip-Flop Flip Flop => FF & a cixcuit that maintain a state until disrected by input to change the state. In sequential logic circuit the flip-flop is basic -Starage element. S.R. Flip Flop => Set -L


Block alin. Block dia: _ 0,1 −0 Qnext Q Qn Truth Table: -Qu Next CLL S R Q. Poevious state. 0 5 Initedial forbidden X Note: NAMD Grabe T.T.



J. K. Flip Flop (Jack Kilby) Qnext 0 0 No charge Invalid To solve the Invalid position of S-R flip flop we use J.K flip flop Block diagram: -J CIK J-K logic Circuit: -CLK Touth Table: -Q next No Change J

SR Flip Flop by K- map

Logic Circuit :-



	18	wth	7	able	°-	
CHL	ି ବ	∓lp S	R	0 /	'P nexs)
↑ ↑	0 0	0 0	<u>0</u>	0	(IEX)	
T T	<u>0</u>	1	1	X	1	<u>a</u>
1	1	0	1			
r r	<u>1</u> 1	1 1;	0 1	1 ×	1	Q

We wre travity 3 inputs
$$2^3 = 8 \quad \text{K-map}$$

a /	R	01	11	10
1	14	1	107	116

F(Q,S,R) = S + QR

J. K Flip Flop By K-Map

JK flip-flop is a siefinement of the S-R flip-flop to solve the problem of Invalid state when both inputs are 1

JK flip-flop is used same as R-S flip flop ilp where J - set, K is Reset


JK is named by scientist Jack kilby

Extra feedback required as shown in fig.

Circuit J Fo 11001 001 001 001 00 0,1 0 10101

Touth Table :-

CIK	00000	3 0001	R 0 1 0 1	Qnext O I I Q	0~	J 0 0 1	K 0 1 0
1 1		0 0 1	0 1 0			1	1



F=QS. +SR +QR

Race Asistand Condition of JK Flip Flop

For JK Flip-Flop if J=k=14 if clock is too long then state of flip flop keep on toggle which leads to uncertainity in determining output state of flip flop.

This Proplem is called Race Assound Condition

