
Unit-5 Verilog Program -Combinational and Sequential

03 September 2022 13:26

Verilog Program





Understand the meaning of following code.

```
module test_wave();
reg A, B;
initial
begin
                          //Start of initial block
A = 1'b0;
                          // both a and b are initialised at 0th time unit
B = 1'b1;
#5
      A = 1'b1;
                          //A changes at 5th time units
#8
     B = 1'b0;
                          //B changes at 5 + 8 = 13<sup>th</sup> time unit
                          //again both B & A changes at 5 + 8 + 3 = 23^{rd} time
#10{B, A} = 2'b10;
                            unit. See the use of concatenation {}.
                          //End of initial block
end
endmodule
```

Use of 'for' loop to generate a test pattern.

```
module for_loop();
reg [3:0] din;
integer i;
initial
begin
    for (i=0; i \le 15; i = i+1)
                                                                  must
                                                   statements
                                     //multiple
     begin
                                       encapsulated within begin end
     din = i;
                                     //increment 'i' after the delay of 10
     #10;
                                       time units
                                     //end of the for loop
     end
end
endmodule
```





Module Instantiation

There are two types of instantiation constructs in Verilog

Positional Instantiation:

child_modu1e_name [optiona1_instance_name] (comma_seperated_list_of the signals);

Child module name is the name of the black box to be instantiated.


Named Instantiation: Both child- and parent- module port names are used in this method of instantiation. Therefore, the order of ports is immaterial.

child_module_name [optional_instance_name] (.chi1d_port 1(parent_port 1),
.chi1d_port_2 (parent_port_2) , ...);


Q.1. Write a structural Verilog to implement gets Given in Figure Also write Test bench to test of the behavior of the gates.

module basic_gates (A, B.C, in, N_O, A_O, O, 01, 02, 03); */include all module basic_gates_tb(); input and output terminals /* reg A, B, C, in; wire N_O, A_O, O1, O2, O3; basic_gates u (A, B, C, in, N_O, A_O, 01, 02, 03); //DUT is instantiated using positional instantiation input A, B, C, in; //Applying stimuli to 3 input gates initial initial begin [A. B. C] = 3'b000; \$10 {A. B. C} = 3'b001; \$10 {A. B. C} = 3'b010; \$10 {A. B. C} = 3'b010; \$10 {A. B. C} = 3'b011; \$10 {A. B. C} = 3'b010; \$10 {A. B. C} = 3'b100; \$10 {A. B. C} = 3'b101; \$10 {A. B. C} = 3'b110; \$10 {A. B. C} = 3'b110; \$10 {A. B. C} = 3'b111; and output N_O, A_O,O,01,02,03; //Use of concatenation () operator. nor (N_O, A,B,C); //first terminal is always output than write inputs and (A_O, A, B, C) ; not (O,in); initial begin in = 1'b0; #20 in = 1'b1; #20 in = 1'b0; #20 in = 1'b1; //Applying stimuli to 1 input gates buf (01, 02, 03,in); Endmodule

Simulation webform



Q.2. Write a structural Verilog code to implement half adder circuit shown in Fig. write the test bench to verify the functionality of design.




```
module half_adder (A, B, S, C);
input A, B;
output S, C;

xor (S, A, B);
and (C, A, B);
endmodule


module half_adder_tb();

reg a, b;
wire s, c;
half_adder u (.A(a), .B(b), .S(s), .C(c)); //DUT is instantiated using named instantiation
```

Waveform




Q.3. Write—a structural Verilog code to implement half subtractor circuit shown in figure. Also write test bench.





```
""41_Subtractor u (.A(a// := :-/-/
module half subtractor (A, B, D, C);
                                                                                                  named instantiation
input A, B;
                                                    initial
                                                    begin
output D, C;
                                                        {a,b} = 2'd0; //use of decimal numbers
xor (D, A, B);
not (A bar, A);
                                                    #10 {a,b} = 2'd1;
#10 {a,b} = 2'd2;
and (C, A bar, B);
                                                     \#10 \{a,b\} = 2'd3;
                                                    end
endmodule
                                                    endmodule
```

Q.4. Write a structural Verilog code to implement 4:1 multiplexer circuit. Also write test bench code.



```
module mux 4 1 (SO, S1, IO, I1, I2, I3, Y);
                                                     module mux 4 1 tb ();
                                                     reg SO, S1, IO, I1, I2, I3;
input SO, S1, IO, I1, I2, I3;
                                                     Wire Y;
                                                     mux_4_1 u (S0, S1, I0, I1, I2, I3, Y);
output Y;
                                                     initial
                                                     begin
not (s1 bar, S1);
                                                     \{S1, S0\} = 2'd0;
not (s0 bar, S0);
                                                     \{13, 12, 11, 10\} = 4'h0;
nand (y0, I0, s1 bar, s0_bar);
nand (y1, I1, s1 bar, S0);
                                                      #15 I0 = ~I0;
nand (y2, I2, S1, s0_bar);
                                                      #15 I0 = ~I0;
nand (y3, I3, S1, S0);
nand (Y, y0, y1, y2, y3);
                                                     #20{S1, S0} = 2'd1;
                                                      #15 I1 = ~I1;
                                                     #15 I1 = ~I1;
endmodule
                                                     #20{S1, S0} = 2'd2;
                                                     #15 I2 = ~I2;
                                                     #15 I2 = ~I2;
                                                     #20{S1, S0} = 2'd3;
                                                     #15 I3 = ~I3;
                                                     #15 I3 = ~I3;
                                                     end
                                                     endmodule
```





write behavioral code to implement negative edge triggered. T Flip flop with synchronous active low clear input.

```
module T_ff_tb();
module T_ff(input clk, T, Clear, output reg q):
                                                      reg clk, T, Clear;
always @ (negedge clk)
                                                      wire q;
begin
     if (~Clear)
                                                      T ff u (clk, T, Clear, q);
     q = 1'b0; else if (T)
                                                      always
            q = \sim q;
                                                      #10 clk = ! clk;
end
endmodule
                                                      initial
                                                      begin
                                                           clk = 1'b0;
                                                           Clear = 1'b1;
                                                           T = 1'b1;
                                                      #15 Clear = 1'b0;
#33 Clear = 1'b1;
                                                      #30 T = !T;
                                                      #27 T = !T;
                                                     end
                                                     endmodule
```

