

# TEST REPORT & KGP-RISC PROCESSOR ANALYSIS


## • Algorithm 01 (GCD Computation)

The *ComputeGCD* Algorithm implemented using the ISA of the KGP-RISC Processor is given below:

```
0:   lw $1, 0($0)           // a
1:   lw $2, 4($0)           // b
2:   bz $1, __15__
3:   bz $2, __13__
4:   comp $3, $2            // $3 <- -b
5:   add $3, $1             // $3 <- a - b
6:   bz $3, __13__         // if a == b
7:   bltz __11__           // if a < b
8:   comp $1, $3            // a <- - $3 OR a <- - (a - b)
9:   comp $1, $1            // a <- - a
10:  b __2__
11:  comp $2, $3            // b <- - $3 OR b <- b - a
12:  b __2__
13:  sw $1, 8($0)
14:  b __16__
15:  sw $2, 8($0)
16:  NO OP
```

The above algorithm was then encoded in binary and stored in a .coe file as already explained in README. We simulated this algorithm using our KGP-RISC Processor for different instantiations of the data memories and analysed our results.

**Important Note:** Since the Algorithm has a loop whose number of iterations depend on the input data, the processor needs to perform computations for enough number of clock cycles. For example, in our TestBench\_ComputeGCD.v we have waited for 50000ns for completion of our program and thus



Simulation time needs to be adjusted to at least 60000ns in the ISIM Simulator.

**INITIALISE INSTRUCTION MEMORY:** Load the instruction memory using the .coe file corresponding to the ComputeGCD Algorithm into the SINGLE\_PORT\_ROM. (For more details look at the README)

## TEST CASE 01

**INITIALISE DATA MEMORY:** Load the data memory using the .coe file corresponding to \_\_test\_case\_01\_\_ into the SINGLE\_PORT\_RAM . (For more details look at the README)

In the first test case data memory is initialised with two values 15549 and 22119. The objective of the program is to load these values from the data memory into the registers, compute their GCD and then store the GCD back into the data memory. As you can see our program has good coverage of all instructions and instruction types.

Below are the snapshots of the results obtained:

## CONSOLE OUTPUT :

```
Status of the Registers after program end along with their semantic meaning in the program
Register 00 [Fixed at Zero $zero    ]: 00000000000000000000000000000000    0
Register 01 [FirstValue (initial=a) ]: 000000000000000000000000000011011011    219
Register 02 [SecondValue (initial=b)]: 000000000000000000000000000011011011    219
Register 03 [Temporary ]: 0000000000000000000000000000000000000000    0
Register 04 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 05 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 06 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 07 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 08 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 09 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 10 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 11 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 12 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 13 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 14 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 15 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 16 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 17 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 18 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 19 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 20 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 21 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 22 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 23 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 24 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 25 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 26 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 27 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 28 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 29 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 30 [Not Used ]: 0000000000000000000000000000000000000000    0
Register 31 [Return Address ]: 0000000000000000000000000000000000000000    0

Greatest Common Divisor =    219
```

## DATA MEMORY AFTER PROGRAM IS RUN:

The screenshot displays the Xilinx Vivado IDE interface during a simulation. The 'Memory' window on the left shows the memory map for the testbench, with addresses 0 and 1 highlighted. The 'Objects' window in the center lists simulation objects for 'TestBench\_ComputeGCD', including 'clk' and 'rst' with values of 0. The 'Address' window on the right shows the memory contents after the program execution, with address 0 containing the value 15549 and address 1 containing the value 22119. The status bar at the bottom indicates the configuration file is 'Default.wcfg'.

Object Name	Value	Data Type
clk	0	Logic
rst	0	Logic

Address	Value
0	15549
1	22119
2	219
3	0
4	0
5	0
6	0
7	0
8	0
9	0
10	0
11	0
12	0
13	0
14	0
15	0
16	0
17	0
18	0
19	0
20	0
21	0
22	0
23	0
24	0
25	0
26	0
27	0
28	0

As per the \_\_test\_case\_01\_\_.coe, data memory is initialised with

```
memory_initialization_radix = 10 ;
memory_initialization_vector =
15549 ,
22119 ,
0;
```

After the program is run, it can be clearly seen that the memory with index 2, has been updated with the GCD of 15549 and 22119 = 219.

## TEST CASE 02

**INITIALISE DATA MEMORY:** Load the data memory using the .coe file corresponding to \_\_test\_case\_02\_\_ into the SINGLE\_PORT\_RAM . (For more details look at the README)

In the first test case data memory is initialised with two values 150 and 22. The objective of the program is to load these values from the data memory into the registers, compute their GCD and then store the GCD back into the data memory. As you can see our program has good coverage of all instructions and instruction types.


Below are the snapshots of the results obtained:

## CONSOLE OUTPUT :

```
Status of the Registers after program end along with their semantic meaning in the program
Register 00 [Fixed at Zero $zero      ]: 00000000000000000000000000000000      0
Register 01 [FirstValue (initial=a)   ]: 00000000000000000000000000000010      2
Register 02 [SecondValue (initial=b) ]: 00000000000000000000000000000010      2
Register 03 [Temporary                ]: 00000000000000000000000000000000      0
Register 04 [Not Used                 ]: 00000000000000000000000000000000      0
Register 05 [Not Used                 ]: 00000000000000000000000000000000      0
Register 06 [Not Used                 ]: 00000000000000000000000000000000      0
Register 07 [Not Used                 ]: 00000000000000000000000000000000      0
Register 08 [Not Used                 ]: 00000000000000000000000000000000      0
Register 09 [Not Used                 ]: 00000000000000000000000000000000      0
Register 10 [Not Used                 ]: 00000000000000000000000000000000      0
Register 11 [Not Used                 ]: 00000000000000000000000000000000      0
Register 12 [Not Used                 ]: 00000000000000000000000000000000      0
Register 13 [Not Used                 ]: 00000000000000000000000000000000      0
Register 14 [Not Used                 ]: 00000000000000000000000000000000      0
Register 15 [Not Used                 ]: 00000000000000000000000000000000      0
Register 16 [Not Used                 ]: 00000000000000000000000000000000      0
Register 17 [Not Used                 ]: 00000000000000000000000000000000      0
Register 18 [Not Used                 ]: 00000000000000000000000000000000      0
Register 19 [Not Used                 ]: 00000000000000000000000000000000      0
Register 20 [Not Used                 ]: 00000000000000000000000000000000      0
Register 21 [Not Used                 ]: 00000000000000000000000000000000      0
Register 22 [Not Used                 ]: 00000000000000000000000000000000      0
Register 23 [Not Used                 ]: 00000000000000000000000000000000      0
Register 24 [Not Used                 ]: 00000000000000000000000000000000      0
Register 25 [Not Used                 ]: 00000000000000000000000000000000      0
Register 26 [Not Used                 ]: 00000000000000000000000000000000      0
Register 27 [Not Used                 ]: 00000000000000000000000000000000      0
Register 28 [Not Used                 ]: 00000000000000000000000000000000      0
Register 29 [Not Used                 ]: 00000000000000000000000000000000      0
Register 30 [Not Used                 ]: 00000000000000000000000000000000      0
Register 31 [Return Address            ]: 00000000000000000000000000000000      0

Greatest Common Divisor =      2
```

## DATA MEMORY AFTER PROGRAM IS RUN:



Object Name	Value	Data Type
clk	0	Logic
rst	0	Logic

Address	Value
0	150
1	22
2	2
3	0
4	0
5	0
6	0
7	0
8	0
9	0
10	0
11	0
12	0
13	0
14	0
15	0
16	0
17	0
18	0
19	0
20	0
21	0
22	0
23	0
24	0
25	0
26	0
27	0
28	0

As per the `__test_case_02__.coe`, data memory is initialised with

```
memory_initialization_radix = 10 ;  
memory_initialization_vector =  
150 ,  
22 ,  
0;
```

After the program is run, it can be clearly seen that the memory with index 2, has been updated with the GCD of 150 and 22 = 2.

### TEST CASE 03

**INITIALISE DATA MEMORY:** Load the data memory using the .coe file corresponding to `__test_case_03__` into the SINGLE\_PORT\_RAM . (For more details look at the README)

In the first test case data memory is initialised with two values 408 and 78. The objective of the program is to load these values from the data memory into the registers, compute their GCD and then store the GCD back into the data memory. As you can see our program has good coverage of all instructions and instruction types.

Below are the snapshots of the results obtained:

## CONSOLE OUTPUT :

```

Status of the Registers after program end along with their semantic meaning in the program
Register 00 [Fixed at Zero $zero ]: 00000000000000000000000000000000 0
Register 01 [FirstValue (initial=a) ]: 00000000000000000000000000000110 6
Register 02 [SecondValue (initial=b)]: 00000000000000000000000000000110 6
Register 03 [Temporary ]: 00000000000000000000000000000000 0
Register 04 [Not Used ]: 00000000000000000000000000000000 0
Register 05 [Not Used ]: 00000000000000000000000000000000 0
Register 06 [Not Used ]: 00000000000000000000000000000000 0
Register 07 [Not Used ]: 00000000000000000000000000000000 0
Register 08 [Not Used ]: 00000000000000000000000000000000 0
Register 09 [Not Used ]: 00000000000000000000000000000000 0
Register 10 [Not Used ]: 00000000000000000000000000000000 0
Register 11 [Not Used ]: 00000000000000000000000000000000 0
Register 12 [Not Used ]: 00000000000000000000000000000000 0
Register 13 [Not Used ]: 00000000000000000000000000000000 0
Register 14 [Not Used ]: 00000000000000000000000000000000 0
Register 15 [Not Used ]: 00000000000000000000000000000000 0
Register 16 [Not Used ]: 00000000000000000000000000000000 0
Register 17 [Not Used ]: 00000000000000000000000000000000 0
Register 18 [Not Used ]: 00000000000000000000000000000000 0
Register 19 [Not Used ]: 00000000000000000000000000000000 0
Register 20 [Not Used ]: 00000000000000000000000000000000 0
Register 21 [Not Used ]: 00000000000000000000000000000000 0
Register 22 [Not Used ]: 00000000000000000000000000000000 0
Register 23 [Not Used ]: 00000000000000000000000000000000 0
Register 24 [Not Used ]: 00000000000000000000000000000000 0
Register 25 [Not Used ]: 00000000000000000000000000000000 0
Register 26 [Not Used ]: 00000000000000000000000000000000 0
Register 27 [Not Used ]: 00000000000000000000000000000000 0
Register 28 [Not Used ]: 00000000000000000000000000000000 0
Register 29 [Not Used ]: 00000000000000000000000000000000 0
Register 30 [Not Used ]: 00000000000000000000000000000000 0
Register 31 [Return Address ]: 00000000000000000000000000000000 0

```

Greatest Common Divisor = 6

## DATA MEMORY AFTER PROGRAM IS RUN:

The screenshot displays a simulation environment with three main panels:

- Memory Panel:** Shows the memory map for the simulation. It lists two memory locations:
  - /TestBench\_ComputeGCD/ut/DP/DM/SRAM/
  - /TestBench\_ComputeGCD/ut/DP/IM/SROM/
- Objects Panel:** Displays simulation objects for the TestBench\_ComputeGCD. It includes a table with the following data:
 

Object Name	Value	Data Type
clk	0	Logic
rst	0	Logic
- Address Panel:** Shows a list of memory addresses from 0 to 28. The value at address 0 is 408, and the value at address 1 is 78. All other addresses (2 through 28) contain the value 0.

As per the \_\_test\_case\_03\_\_.coe, data memory is initialised with

```
memory_initialization_radix = 10 ;  
memory_initialization_vector =  
408 ,  
78 ,  
0;
```

After the program is run, it can be clearly seen that the memory with index 2, has been updated with the GCD of 408 and 78 = 6.


### • Algorithm 02 (Binary to Decimal Conversion)

The BinaryToDecimalConverter Algorithm implemented using the ISA of the KGP-RISC Processor is given below:

```
0: lw $2, 0($1)           // Load the number of bits in the binary number (n)  
1: bltz $2, exit(11)  
2: bz $2, exit(10)  
3: lw $3, 4($1)           // Initialise decimal number to first binary number, because  
n is at least 1  
4: addi $2, -1  
5: bz $2, print(6)        // If n-1==0 then print  
6: shll $3, 1             // Shift by 1 bit to the left  
7: lw $4, 8($1)           // Get the next binary digit and add  
8: add $3, $4             // Update decimal number  
9: addi $1, 4             // Increment Stack Pointer  
10: addi $2, -1           // Decrement iterator (in this case n)  
11: b __5__  
12: print: sw $3, 8($1)    // Store the decimal number in memory  
13: exit: NO OP
```

The above algorithm was then encoded in binary and stored in a .coe file as already explained in README. We simulated this algorithm using our KGP-RISC Processor for different instantiations of the data memories and analysed our results.

**Important Note:** Since the Algorithm has a loop whose number of iterations depend on the input data, the processor needs to perform computations for enough number of clock cycles. For example, in our TestBench\_BinaryToDecimal.v we have waited for 50000ns for completion of our program and thus





**INITIALISE INSTRUCTION MEMORY:** Load the instruction memory using the .coe file corresponding to the BinaryToDecimal Algorithm into the SINGLE\_PORT\_ROM. (For more details look at the README)


**INITIALISE DATA MEMORY:** Load the data memory using the .coe file corresponding to \_\_test\_case\_01\_\_ into the SINGLE\_PORT\_RAM . (For more details look at the README)

Below are the snapshots of the results obtained:

Status of the Registers after program end along with their semantic meaning in the program						
Register 00 [Fixed at Zero \$zero ]:	00					0
Register 01 [Memory Data Pointer ]:	0010000					16
Register 02 [Iterator(initial=n) ]:	00					0
Register 03 [Final DecimalNumber ]:	001010					10
Register 04 [Next Binary Digit ]:	00					0
Register 05 [Not Used ]:	00				0	
Register 06 [Not Used ]:	00				0	
Register 07 [Not Used ]:	00				0	
Register 08 [Not Used ]:	00				0	
Register 09 [Not Used ]:	00				0	
Register 10 [Not Used ]:	00				0	
Register 11 [Not Used ]:	00				0	
Register 12 [Not Used ]:	00				0	
Register 13 [Not Used ]:	00				0	
Register 14 [Not Used ]:	00				0	
Register 15 [Not Used ]:	00				0	
Register 16 [Not Used ]:	00				0	
Register 17 [Not Used ]:	00				0	
Register 18 [Not Used ]:	00				0	
Register 19 [Not Used ]:	00				0	
Register 20 [Not Used ]:	00				0	
Register 21 [Not Used ]:	00				0	
Register 22 [Not Used ]:	00				0	
Register 23 [Not Used ]:	00				0	
Register 24 [Not Used ]:	00				0	
Register 25 [Not Used ]:	00				0	
Register 26 [Not Used ]:	00				0	
Register 27 [Not Used ]:	00				0	
Register 28 [Not Used ]:	00				0	
Register 29 [Not Used ]:	00				0	
Register 30 [Not Used ]:	00				0	
Register 31 [Return Address ]:	00					0

Decimal Number obtained after conversion = 10

## DATA MEMORY AFTER PROGRAM IS RUN:



As per the `__test_case_01__.coe`, data memory is initialised with

```
memory_initialization_radix = 10 ;
memory_initialization_vector =
5 ,
0 ,
1 ,
0 ,
1 ,
0 ,
0 ;
```

After the program is run, it can be clearly seen that the memory with index 6, has been updated with the decimal number depicted by  $01010 = 10$ .

## TEST CASE 02

**INITIALISE DATA MEMORY:** Load the data memory using the .coe file corresponding to `__test_case_02__` into the SINGLE\_PORT\_RAM . (For more details look at the README)

In the first test case data memory is initialised with 5 values 4, 1, 1, 0, and 1. The objective of the program is to load these values from the data memory into the registers, convert the binary number to a decimal number and then store the decimal number back into the data memory. As you can see our program has good coverage of all instructions and instruction types. **Note:** The first value 4 tells us the number of binary digits and is followed by the said binary digits.

Below are the snapshots of the results obtained:



## CONSOLE OUTPUT :

Status of the Registers after program end along with their semantic meaning in the program

Register 00 [Fixed at Zero \$zero	]: 00000000000000000000000000000000	0
Register 01 [Memory Data Pointer	]: 00000000000000000000000000000100	12
Register 02 [Iterator(initial=n)	]: 00000000000000000000000000000000	0
Register 03 [Final DecimalNumber	]: 00000000000000000000000000000101	13
Register 04 [Next Binary Digit	]: 00000000000000000000000000000001	1
Register 05 [Not Used	]: 00000000000000000000000000000000	0
Register 06 [Not Used	]: 00000000000000000000000000000000	0
Register 07 [Not Used	]: 00000000000000000000000000000000	0
Register 08 [Not Used	]: 00000000000000000000000000000000	0
Register 09 [Not Used	]: 00000000000000000000000000000000	0
Register 10 [Not Used	]: 00000000000000000000000000000000	0
Register 11 [Not Used	]: 00000000000000000000000000000000	0
Register 12 [Not Used	]: 00000000000000000000000000000000	0
Register 13 [Not Used	]: 00000000000000000000000000000000	0
Register 14 [Not Used	]: 00000000000000000000000000000000	0
Register 15 [Not Used	]: 00000000000000000000000000000000	0
Register 16 [Not Used	]: 00000000000000000000000000000000	0
Register 17 [Not Used	]: 00000000000000000000000000000000	0
Register 18 [Not Used	]: 00000000000000000000000000000000	0
Register 19 [Not Used	]: 00000000000000000000000000000000	0
Register 20 [Not Used	]: 00000000000000000000000000000000	0
Register 21 [Not Used	]: 00000000000000000000000000000000	0
Register 22 [Not Used	]: 00000000000000000000000000000000	0
Register 23 [Not Used	]: 00000000000000000000000000000000	0
Register 24 [Not Used	]: 00000000000000000000000000000000	0
Register 25 [Not Used	]: 00000000000000000000000000000000	0
Register 26 [Not Used	]: 00000000000000000000000000000000	0
Register 27 [Not Used	]: 00000000000000000000000000000000	0
Register 28 [Not Used	]: 00000000000000000000000000000000	0
Register 29 [Not Used	]: 00000000000000000000000000000000	0
Register 30 [Not Used	]: 00000000000000000000000000000000	0
Register 31 [Return Address	]: 00000000000000000000000000000000	0

Decimal Number obtained after conversion = 13

## DATA MEMORY AFTER PROGRAM IS RUN:

The screenshot displays the IDE interface with three main panels: Memory, Objects, and a list of memory addresses.

- Memory Panel:** Shows the file path `/TestBench_BinaryToDecimal/ut/DP/DM/SRAM/in`.
- Objects Panel:** Titled "Simulation Objects for TestBench\_BinaryToDecimal", it contains a table:

Object Name	Value	Data Type
clk	0	Logic
rst	0	Logic
- Address List:** A vertical list of memory addresses from 0 to 28. Address 0 contains the value 4, address 1 contains 1, address 2 contains 1, address 3 contains 0, address 4 contains 1, and address 5 contains 13. All other addresses (6 through 28) contain the value 0.

As per the \_\_test\_case\_02\_\_.coe, data memory is initialised with

```
memory_initialization_radix = 10 ;
memory_initialization_vector =
4 ,
1 ,
1 ,
0 ,
1 ,
0
;
```

After the program is run, it can be clearly seen that the memory with index 5, has been updated with the decimal number depicted by  $1101 = 13$ .

### TEST CASE 03

**INITIALISE DATA MEMORY:** Load the data memory using the .coe file corresponding to \_\_test\_case\_03\_\_ into the SINGLE\_PORT\_RAM . (For more details look at the README)

In the first test case data memory is initialised with 7 values 6, 0, 1, 1, 1, 0, and 0. The objective of the program is to load these values from the data memory into the registers, convert the binary number to a decimal number and then store the decimal number back into the data memory. As you can see our program has good coverage of all instructions and instruction types. **Note:** The first value 6 tells us the number of binary digits and is followed by the said binary digits.

Below are the snapshots of the results obtained:

### CONSOLE OUTPUT :

```
Status of the Registers after program end along with their semantic meaning in the program
Register 00 [Fixed at Zero $zero] : 00000000000000000000000000000000 0
Register 01 [Memory Data Pointer] : 00000000000000000000000000000000 20
Register 02 [Iterator(initial=n)] : 00000000000000000000000000000000 0
Register 03 [Final DecimalNumber] : 00000000000000000000000000000000 28
Register 04 [Next Binary Digit] : 00000000000000000000000000000000 0
Register 05 [Not Used] : 00000000000000000000000000000000 0
Register 06 [Not Used] : 00000000000000000000000000000000 0
Register 07 [Not Used] : 00000000000000000000000000000000 0
Register 08 [Not Used] : 00000000000000000000000000000000 0
Register 09 [Not Used] : 00000000000000000000000000000000 0
Register 10 [Not Used] : 00000000000000000000000000000000 0
Register 11 [Not Used] : 00000000000000000000000000000000 0
Register 12 [Not Used] : 00000000000000000000000000000000 0
Register 13 [Not Used] : 00000000000000000000000000000000 0
Register 14 [Not Used] : 00000000000000000000000000000000 0
Register 15 [Not Used] : 00000000000000000000000000000000 0
Register 16 [Not Used] : 00000000000000000000000000000000 0
Register 17 [Not Used] : 00000000000000000000000000000000 0
Register 18 [Not Used] : 00000000000000000000000000000000 0
Register 19 [Not Used] : 00000000000000000000000000000000 0
Register 20 [Not Used] : 00000000000000000000000000000000 0
Register 21 [Not Used] : 00000000000000000000000000000000 0
Register 22 [Not Used] : 00000000000000000000000000000000 0
Register 23 [Not Used] : 00000000000000000000000000000000 0
Register 24 [Not Used] : 00000000000000000000000000000000 0
Register 25 [Not Used] : 00000000000000000000000000000000 0
Register 26 [Not Used] : 00000000000000000000000000000000 0
Register 27 [Not Used] : 00000000000000000000000000000000 0
Register 28 [Not Used] : 00000000000000000000000000000000 0
Register 29 [Not Used] : 00000000000000000000000000000000 0
Register 30 [Not Used] : 00000000000000000000000000000000 0
Register 31 [Return Address] : 00000000000000000000000000000000 0
```

Decimal Number obtained after conversion = 28

## DATA MEMORY AFTER PROGRAM IS RUN:

The screenshot shows a simulation tool interface with three main panels. The left panel, titled 'Memory', displays a file tree with paths like '/TestBench\_BinaryToDecimal/uut/DP/DM/SRAM/ir'. The middle panel, titled 'Objects', shows 'Simulation Objects for TestBench\_BinaryToDecimal' with a table of objects: 'clk' and 'rst', both with a value of 0 and data type 'Logic'. The right panel, titled 'Address:', shows a memory dump table with addresses from 0 to 28. Address 0 contains the value 6, and address 7 contains the value 28. All other addresses contain 0.

Object Name	Value	Data Type
clk	0	Logic
rst	0	Logic

Address	Value
0	6
1	0
2	1
3	1
4	1
5	0
6	0
7	28
8	0
9	0
10	0
11	0
12	0
13	0
14	0
15	0
16	0
17	0
18	0
19	0
20	0
21	0
22	0
23	0
24	0
25	0
26	0
27	0
28	0

As per the \_\_test\_case\_03\_\_.coe, data memory is initialised with

```
memory_initialization_radix = 10 ;  
memory_initialization_vector =  
6 ,  
0 ,  
1 ,  
1 ,  
1 ,  
0 ,  
0 ,  
0  
;
```

After the program is run, it can be clearly seen that the memory with index 7, has been updated with the decimal number depicted by 011100 = 28.

# SUCCESSFULLY GENERATED POST-PLACE & ROUTE SIMULATION MODEL

We have successfully generated the post-place and route simulation model and thus successfully completed the construction of the KGP-RISC Processor.

The screenshot displays the Xilinx Vivado IDE interface, showing the successful generation of the post-place and route simulation model for the KGP-RISC Processor. The 'Processes' window on the left lists the tasks performed, with 'Generate Post-Place & Route Simulation Model' highlighted. The 'Design Overview' window on the right shows the 'Summary' tab, which includes a list of reports generated during the process. The 'Performance Summary' window on the right provides a high-level overview of the design's performance, showing a 'Final Timing Score' of 0 and 'Routing Results' of 'All Signals Completely Routed'. The 'Detailed Reports' window on the right lists the specific reports generated, including the 'Post-Place and Route Simulation Model Report'. The 'Secondary Reports' window on the right shows the status of the 'ISIM Simulator Log' and the 'Post-Place and Route Simulation Model Report'. The 'Date Generated' is 11/10/2021 - 12:50:51.

**Design Overview**

- Summary
- IOB Properties
- Module Level Utilization
- Timing Constraints
- Pinout Report
- Clock Report
- Static Timing
- Errors and Warnings
- Parser Messages
- Synthesis Messages
- Translation Messages
- Map Messages
- Place and Route Messages
- Timing Messages
- Bitgen Messages
- All Implementation Messages
- Detailed Reports
  - Synthesis Report
  - Translation Report
  - Map Report
  - Place and Route Report
  - Post-Place and Route Simulation Model Report
  - Power Report

**Performance Summary**

Performance Summary		
<b>Final Timing Score:</b>	0 (Setup: 0, Hold: 0)	<b>Pinout Data:</b>
<b>Routing Results:</b>	<a href="#">All Signals Completely Routed</a>	<b>Clock Data:</b>
<b>Timing Constraints:</b>	<a href="#">All Constraints Met</a>	

**Detailed Reports**

Report Name	Status	Generated	Errors
<a href="#">Synthesis Report</a>	Current	Wed Nov 10 12:45:02 2021	0
<a href="#">Translation Report</a>	Current	Wed Nov 10 12:47:28 2021	0
<a href="#">Map Report</a>	Current	Wed Nov 10 12:48:25 2021	0
<a href="#">Place and Route Report</a>	Current	Wed Nov 10 12:50:18 2021	0
Power Report			
<a href="#">Post-Place and Route Simulation Model Report</a>	Current	Wed Nov 10 12:50:34 2021	0
Bitgen Report			

**Secondary Reports**

Report Name	Status
<a href="#">ISIM Simulator Log</a>	Out of Date
<a href="#">Post-Place and Route Simulation Model Report</a>	Current

**Date Generated:** 11/10/2021 - 12:50:51