





8086 Inputs








System Bus of 8086(Data + Control)




$M/IO'$	$RD'$	$WR'$	Bus cycle
1	0	1	$MEMR'$
1	1	0	$MEMW'$
0	0	1	$IOR'$
0	1	0	$IOW'$






Memory Decoder




## Memory Interfacing




I/O Decoder

## 8255 Interface to the processor








Button	Mapped Key	PC6-PC0
1	Sine Mode	110 1110 <sub>b</sub>
2	Triangle Mode	101 1110 <sub>b</sub>
3	Square Mode	011 1110 <sub>b</sub>
4	1K	110 1101 <sub>b</sub>
5	100	101 1101 <sub>b</sub>
6	10	011 1101 <sub>b</sub>
7	Amplitude	110 1011 <sub>b</sub>
8	-	101 1011 <sub>b</sub>
9	1V	011 1011 <sub>b</sub>
*	-	110 0111 <sub>b</sub>
0	-	101 0111 <sub>b</sub>
#	-	011 0111 <sub>b</sub>

## 8255 and AK 304 Interfacing

Debouncing IC: MAX 6818




$$I_{OUT1} = \frac{V_{REF}}{15k\Omega} \times \frac{\text{Digital Input}}{255}$$


$$I_{OUT2} = \frac{V_{REF}}{15k\Omega} \times \frac{255 - \text{Digital Input}}{255}$$

$$V_{OUT} = V_{REF} \times \frac{\text{Digital Input}}{255}$$

## 8255 and [0830 and 741] Interfacing

## 8254 Interface to the processor






Let:

$F_{req}$  = Required Freq in KHz  
 SR = Sampling Rate (50 here)

Then:

$$Count = \left\lfloor \frac{5000}{F_{req} \times SR} \right\rfloor$$



8259 and Generate Switch