

Date: 16/6/21

Experiment no. 9


Objective: To study design of half and full adder using logic gates




Software used: Multisim Live.

Theory: Half Adder is a combinational logic circuit which is designed by connecting one XOR gate and one AND gate. The half adder circuit has two inputs: A and B, which add two input digits and generates a carry and a sum. Full Adder is the adder which adds three inputs and produces two outputs which consists of two XOR gates, two AND gates and one OR gate. The first two inputs are A and B, and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM.



Circuit diagram:



1. Half adder circuit






2.Full adder circuit





Alternative circuit for Full adder



Result and Observations: By above circuit diagrams we can study the characteristics and design of half and full adder using logic gates.

Submitted by: G. Hruthesh Reddy(20BCB7031)