Quick reference card for ARMv7 (Cortex-M4)

Addition	NZCV NZCV NZCV NZCV Q NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV
Addition	NZCV NZCV Q NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV
Adc(s) <c><q> {<rd>,} <rn>, #<const></const></rn></rd></q></c>	NZCV Q NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV
	Q NZCV NZCV NZCV V S S NZCV S S S S NZCV S S S S NZCV NZCV NZCV NZCV NZCV NZCV
Subtraction $Sub(s) < c > q > (< Rd >,) < Rm >, < Rm > (, < shift >) $	NZCV NZCV NZCV NZCV V 2 NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV
Subtraction $\frac{\text{sbc}\{s\}<\text{c}<\mbox{q}>\{<\text{Rd}>,\}}{\text{Rn}>}, <\text{Rm}>\{,<\text{shift}>\}$ $Rd(n) := Rn - Rm^{(\text{shifted})} - \text{not }(C)$ $rsb\{s\}<\text{c}<\mbox{q}>\{<\text{Rd}>,\}}{\text{Rn}>}, <\text{Rm}>\{,<\text{shift}>\}$ $Rd(n) := Rm^{(\text{shifted})} - Rn^{(\frac{1}{100})^{\frac{1}{100}} - \frac{1}{100}} \frac{100}{100} \frac{100}{100} \frac{1}{100} \frac{1}{1$	NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV NZCV
Subtraction	NZCV 10 10 10 10 10 10 10 10 10 10 10 10 10 1
Subtraction	NZCV NZCV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	35 32 NZCV -18 -21 NZCV NZCV
Multiplication Mult	-15 -16 NZCV
	-1/ -1/
	Q
Multiplication mls <c></c>	
Multiplication mul1 <c></c>	
umlal <c><q> <rdlo>, <rdhi>, <rn>, <rm> RdHi:RdLo := unsigned_64_bit (RdHi:RdLo + smull<c> <rdlo>, <rdhi>, <rn>, <rm> RdHi:RdLo := signed_64_bit (Rn*Rm)</rm></rn></rdhi></rdlo></c></rm></rn></rdhi></rdlo></q></c>	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$. (Dax Dax))
smlal <c> <rdlo>, <rdhi>, <rn>, <rm> RdHi:RdLo := signed_64_bit (RdHi:RdLo + (FdHi:RdLo + (FdHi:R</rm></rn></rdhi></rdlo></c>	
Division udiv <c> <rd>, <rn>, <rm> Rd := unsigned_32_bit (Rn/Rm); rounded tov</rm></rn></rd></c>	
Divicion	
Survey Ruy, Killy Ru Signed_52_bit (hil/hill), founded towar	
$and\{s\}< c> \{,\} , \{,\}$ $Rd(n):=Rn \land Rm^{(shifted)}$ bk. ed Clear bf. Rubb, width Rubb Rubb Rubb Rubb Rubb Rubb Rubb Rub	NZOV
his (a) cox cox (cDdx) cDmx (cohift+) Dd(n) Dm (chiffed) multi-	s ← A ₁ <10/2>
THI CHIEC	extends Zero NIZCV/
$ orr\{s\} < c> \{, \} < Rn>, < Rm> \{, \} $	R, COICS Excends INZUV
$ orn\{s\} < c < q > \{Rd >, \} < Rn >, < Rm > \{, < shift >\} $	NZCV
Logic $eor\{s\}$ < $c> {Rd>,} , {,} Rd(n) := Rn \oplus Rm^{(shifted)}$	NZCV
and{s} <c><q> {<kd>, } <kn>, #<const> $Ha(n) := Hn \land Const$</const></kn></kd></q></c>	NZCV NZCV
	NZCV
$ \frac{Q}{\text{orr}\{s\} < c> \{ \}, \{ , \# < const> \\ \hline{ Rd(n) := Rn \lor const} $ $ \frac{Rd(n) := Rn \lor \neg const}{\text{orn}\{s\} < c> \{ \}, \{ , \# < const> \\ \hline{ Rd(n) := Rn \lor \neg const} $	NZCV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	NZCV
cmp <c><q> < Rm>, < Rm> {,<shift>}</shift></q></c>	NZCV
$ \begin{array}{c} \textbf{bic}\{s\} < c > < q > \{< Rd >, \} < Rn >, \ \# < const > \ $	NZCV
$tst , {, } $	NZCV
$\frac{teq < c < q \times Rn > (Rm \times q, shift \times q)}{teq < c \times q \times Rn > (Rm \times q, shift \times q)}$	NZCV
Tests cmp <c><q> <rn>, #<const> Rn - const</const></rn></q></c>	NZCV
cmn <c><q> <rn>, #<const></const></rn></q></c>	NZCV
tst <c><q> <rn>, #<const></const></rn></q></c>	NZCV
teg <c><a> <a> <a> <a> <a> <a> <a> <a> <a> <a></c>	NZCV
mov/s\ <c></c>	NZ
Move $\frac{100 \times (3) \times (3)}{100 \times (3) \times (3)} \times (3) \times (3)$	NZC
Law (a) cox	st shifted-out NZC
$\frac{6}{2} = \frac{1}{1} $	
$asr\{s\} < c < q > < Rd >, < Rm >, # < n > Rd := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSB2, C := Rm^{(shifted-right by < n >)}; filled with MSD2, C := Rm^{(shifted-right by < n >)}; filled with MSD2, C := Rm^{(shifted-right by < n >)}; filled$	
Shift / Rotate $\frac{1}{1}$ s S	
$\frac{1}{1} \text{sl}_{s} < c < q > < Rd > , < Rm > , < Rs > $ $Rd := Rm^{\text{(shifted-left by Rs)}}; \text{ filled with 0's, C} := \text{ last}$	
$ror\{s\} < c < q > < Rd > , < Rm > , # < n > $	NZC
$ror\{s\}$ < $rac{Rm}{rot}$ < $rac{Rm}{ro$	NZC
$rrx\{s\} < c > < q > < Rd >, < Rm >$ $Rd := Rm^{\text{(rotated-right by 1 including carry bit)}}$	NZC
ldr <c><a> <a> <a> <a> <a> <a> <a> <a> <a> <a></c>	
Offset $\frac{Id \cdot c \cdot c \cdot c}{str \cdot c \cdot c \cdot c} = Rs$ $\frac{Id \cdot c \cdot c \cdot c}{str \cdot c \cdot c \cdot c} = Rs$	
Pre-offset $\frac{tu(c) < q > d(c), \ \#// < offset}{str(c) < q > q > q}, \ \#// < offset} = Rb \pm offset; \ Rb := Rb \pm offset; \ Rb := Rs;$	
Post-offset $\frac{\operatorname{Idr} < c < q > < Rd >, [< Rb >], #+/-< offset > Rd := [Rb]; Rb := Rb \pm offset}{\operatorname{str} < c > < q > < Rs >, [< Rb >], #+/-< offset > [Rb] := Rs; Rb := Rb \pm offset}$ $\frac{\operatorname{Idr} < c > < q > < Rs >, [< Rb >], #+/-< offset > [Rb] := Rs; Rb := Rb \pm offset}{\operatorname{Idr} < c > < q > < Rd >, [< Rb >, < Ri > {, lsl #< shift >}] Rd := [Rb + Ri/shifted-left)]}$	
$\frac{Str(C,q) \times Rs}{Idr(c) \times q} \times Rs, \ [Rb], \ rr \times orrset $ $\frac{Idr(c) \times qr}{Idr(c) \times qr} \times Rs, \ [Rb], \ Rr \times qr \times q$	
⊗ Indexed	
0	
Literal Literal $ \frac{1 dr < c > < q > < Rd >, < label > Rd := [label] }{1 dr < c > < q > < Rd >, PC # + / - c off set > Pd - PC + off set Pd - PC + off set $	
141 (C) (q) ((d), (10, 10) (0) (10 ± 0) (0)	
tow I be a constant the constant to the constant the cons	[Del
Positive stack Stmia < c > < q > < Rs > ! , < registers > for Ri in registers: [Rs] := Ri; Rs := Rs + 4	
Positive stack 1dmdb <c><q> <rs>!, <registers> for Ri in reverse registers: Rs := Rs - 4; Ri :=</registers></rs></q></c>	− ⊓ <i>I</i>
Desitive steels	

Group	Operation	Syntax	Semantic	Flags ¹
	Branch on flags	<pre>b<c><q> <label></label></q></c></pre>	if c then $PC := label$ LDM MA_{1-1} MA_{1} MA_{1} MA_{2} MA_{3} MA_{1} MA_{3} MA_{4}	
		<pre>bl < c > < label ></pre>	if c then $LR := PC_next$; $PC := label_{ASR}^{ADD} \stackrel{MORDALSR 29}{\longrightarrow} //MOI = (x-0) ?7:0}$	
_		bx <c> <rm></rm></c>	if c then $PC := Rm$ SIX MO(-) Output Outp	
Branch		blx <c><q> <rm></rm></q></c>	if c then LR := PC_next; PC := Rm	
	Test & branch	cbz <q> <rn>, <label>←⟨qr/h^lr</label></rn></q>	if Rn = 0 then PC := label	
		<pre>cbnz<q> <rn>, <label></label></rn></q></pre>	if $Rn \neq 0$ then $PC := label$	
	Table based	tbb <c><q> [<rn>, <rm>]</rm></rn></q></c>	branch to [PC + Rm's byte in the table starting at Rn)];	
		tbh <c><q> [<rn>, <rm>, lsl #1]</rm></rn></q></c>	branch to $[PC + Rm$'s halfword in the table starting at Rn);	
Synchronization		<pre>ldrex<c><q> <rt>, [<rn> {,#<offset>}]</offset></rn></rt></q></c></pre>	Rt := [Rn + offset]; mark $(Rn + offset)$ as exclusive memory	
		strex <c><q> <rd>, <rt>, [<rn> {,#<offset>}]</offset></rn></rt></rd></q></c>	}] if exclusive then [Rn + offset] := Rt; Rd := 0 else Rd := 1	

	Flags		
Flag	Meaning	Calculated as	
N	Negative	MSB ² (Result) = 1	
Z	Zero	Result = 0	
С	Carry	Depends on instruction	
V	Overflow	Signed overflow	
Q	Saturated	Signed overflow (result saturated)	

Opcode size		
	Meaning	
. N	Narrow code (16 bit)	
. W	Wide code (32 bit)	
<omit></omit>	Let the assembler choose	

Shift options			
<shift></shift>	Meaning		
<omit></omit>	no shifts or rotations, equivalent to LSL #0		
LSL # <n></n>	logical shift left by $\langle n \rangle$ bits, $0 \le n \le 31$		
LSR # <n></n>	.SR # <n> logical shift right by <n> bits, $1 \le n \le 32$</n></n>		
ASR # <n></n>	ASR $\#<_n>$ arithmetic shift right by $<_n>$ bits, $1 \le n \le 32$		
ROR # <n></n>	rotate right by $\langle n \rangle$ bits, $1 \leq n \leq 31$		
RRX	rotate right by 1 bit through carry flag		

Condition codes				
<c></c>	Meanings	Flags		
eq	Equal	Z = 1		
ne	Not equal	Z = 0		
cs, hs	Carry set, Unsigned higher or same	c = 1		
cc, lo	Carry clear, Unsigned lower	C = 0		
mi Minus, Negative		N = 1		
pl	Plus, Positive or zero	N = 0		
VS	Overflow	V = 1		
vc	No overflow	V = 0		
hi	Unsigned higher	$C = 1 \wedge Z = 0$		
ls	Unsigned lower or same	$C = 0 \lor Z = 1$		
ge	Signed greater or equal	N = V		
lt	Signed less	$N \neq V$		
gt	Signed greater	$Z = 0 \wedge N = V$		
le	Signed less or equal	$Z = 1 \lor N \neq V$		
al, <omit></omit>	Always	any		

¹ If the instruction can be amended by adding an "s" to it, you can choose whether it will set flags or not ("s" means to set flags). If the instruction does not provide this option, then the indicated flags are always set. Other flags are untouched.

² MSB: Most Significant Bit (left-most bit, which also indicates the sign for a signed integer type)