Principles of Assembly and Compilation
汇编与编译原理
44100593

王朝坤

ISE-SS@Tsinghua

雨课堂
Rain Classroom

本次课程是

线上+线下

融合式教学

请**现场**的同学们：

1. 打开雨课堂，点击页面右下角喇叭按钮调至静音状态

请**远程上课**的同学们：

1. 打开雨课堂，点击页面右下角喇叭按钮调至静音状态

2. 打开"腾讯会议"（会议室：824 8461 5333），进入会议室，并关闭麦克风

教学内容

- 针对软件工程学科对汇编语言与编译原理的培养需求，围绕计算机高级程序设计语言的具体实现过程，《汇编与编译原理》讲解的主要知识点包括：
  - 汇编级机器组织
  - 程序设计语言概述
  - 语言翻译系统
  - …

- 教学目标：
  - 汇编语言程序设计的基本方法
  - 编译器的基本原理及组织
- 为学生掌握设计与实现高级程序设计语言的能力打下良好基础。

Virtual Machines

- Tanenbaum: Virtual machine concept
- Programming Language analogy:
  - Each computer has a native machine language (language L0) that runs directly on its hardware
  - A more human-friendly language is usually constructed above machine language, called Language L1

- Programs written in L1
  - should be converted to programs run in L0.

- How to construct the converters?

Translating Languages

English: Display the sum of A times B plus C.

↓

C++: cout << (A * B + C);

↓ one to many

Assembly Language:

mov eax,A
mul B
add eax,C
call WriteInt

one to one →

Intel Machine Language:

A1 00000000

F7 25 00000004

03 05 00000008

E8 00500000

5

Specific Machine Levels

Level 4	High-Level Language
Level 3	Assembly Language
Level 2	Instruction Set Architecture (ISA)
Level 1	Digital Logic

(descriptions of individual levels follow . . .)

High-Level Language

- Level 4
- Application-oriented languages
  - C++, Java, Pascal, Visual Basic . . .
- Programs compile into assembly language (Level 4)

Assembly Language

- Level 3
- Instruction mnemonics (助记符) that have a one-to-one correspondence to machine language
- Programs are translated into Instruction Set Architecture Level - machine language (Level 2)

Instruction Set Architecture (ISA)

- Level 2
- Also known as conventional machine language
- Executed by Level 1 (Digital Logic)

Digital Logic

- Level 1
- CPU, constructed from digital logic gates
- System bus
- Memory
- Implemented using bipolar transistors

Aim of this Course

Level 4	High-Level Language
Level 3	Assembly Language
Level 2	Instruction Set Architecture (ISA)
Level 1	Digital Logic

汇编语言程序设计

重点讲述汇编语言程序设计的

基本方法。

讲授内容：

    1. 汇编语言的基本构成；

    2. 汇编程序设计的基本方法；

   3. 汇编语言程序设计专题；

    4. 开发实例：游戏设计等。

语言翻译系统

重点讲述编译器的设计原理和常用实现技术。

讲授内容:

    1.编译器的理论框架;

    2.编译方法及核心算法;

    3.常用编译开发工具;

    4.开发实例:设计与实现一个较为完整的编译器。

General Information

Instructor:　　王朝坤 (62795393, chaokun@tsinghua...)

Office:　　　　东配楼-11-405

Office时间:　　Tuesday, 15:30—16:30

TA:　　　　　吴呈 (18810216282, wuc22@mails.tsinghua...)
　　　　　　　冯昊 (18801007786, fh20@mails.tsinghua...)
　　　　　　　张子谦 (18801179321, @mails.tsinghua...)

Office:　　　　东配楼-11-421

线下讨论:　　3~5次左右

Course web page:　http://learn.tsinghua.edu.cn/

Syllabus (Autumn, 2022. pending)

W01	09/13	Basic Concepts, x86 Processor Architecture	Chap.1, 2
W02	09/20	Assembly Language Fundamentals, Data Transfers, Addressing, and Arithmetic	Chap.3, 4
W03	09/27	Procedures	Chap.5
W04	10/04	Conditional Processing, Integer Arithmetic	Chap.6, 7
W05	10/11	Advanced Procedures, Strings and Arrays	Chap.8, 9
W06	10/18	Structures and Macros, 32-Bit Windows Programming	Chap.10, 11
W07	10/25	16-Bit MS-DOS Programming, BIOS-Level Programming, Expert MS-DOS Programming	Chap.14,16 ,17
W08	11/01	Introduction of Compilation	Chap.1

Syllabus (Autumn, 2022. pending)

W09	11/08	编译示例及形式语言简顾	Chap. 2
W10	11/15	词法分析	Chap.3
W11	11/22	语法分析	Chap.4
W12	11/29	语法分析	Chap.4
W13	12/06	语法制导翻译	Chap.5
W14	12/13	符号表与运行时存储组织	Chap.6
W15	12/20	中间代码生成及优化、目标代码生成	Chap.7,8
W16	12/27	考试周	

Part I: Assembly Language Programming

王朝坤

IISE@Tsinghua

CHAPTER 1: BASIC CONCEPTS

Chapter Overview

- **Welcome to Assembly Language**
- Course Information
- Virtual Machine Concept
- Data Representation
- Boolean Operations

Questions to Ask

- What is Assembly Language?
  - e.g.~
- Why learn Assembly Language?
  - Game and real-time applications
  - Optimization
  - Reverse Engineering
  - Anti-Virus
  - Device drivers and embedded programming
  - Understanding Hardware
  - Mixed language programming
  - Other courses: OS, DBS…

- What will I learn?

教学目的与重点

- 汇编语言是软件工程/计算机科学与技术专业核心内容。
- 作为理论和实践并重的学习内容，本部分将介绍汇编语言的基本构成（指令、伪指令等）和汇编程序设计的基本方法。具体包括
  - 汇编语言基础
  - 屏幕与键盘操作
  - 数据操作
  - 高级输入／输出
  - 中断与端口
  - 运算符与指令
  - PC指令系统等

教学目的与重点 (II)

- 通过本部分的学习，学生应
  - 具有使用汇编语言编写程序的能力
  - 对顺序、分支、循环三大程序结构在汇编语言中的实现方法有较好的掌握
  - 对模块化程序设计技术有进一步的了解
  - 了解混合程序设计
- 为深入理解计算机及其编程语言的工作原理打下基础。
- 课程实验中用汇编语言实现若干完整的程序。

Assembly Language Applications

- Some representative types of applications:
  - Business application for single platform
  - Hardware device driver
  - Business application for multiple platforms
  - Embedded systems & computer games

  (see next panel)

Comparing ASM to High-Level Languages

Type of Application	High-Level Languages	Assembly Language
Business application software, written for single platform, medium to large size.	Formal structures make it easy to organize and maintain large sections of code.	Minimal formal structure, so one must be imposed by programmers who have varying levels of experience. This leads to difficulties maintaining existing code.
Hardware device driver.	Language may not provide for direct hardware access. Even if it does, awkward coding techniques must often be used, resulting in maintenance difficulties.	Hardware access is straightforward and simple. Easy to maintain when programs are short and well documented.
Business application written for multiple platforms (different operating systems).	Usually very portable. The source code can be recompiled on each target operating system with minimal changes.	Must be recoded separately for each platform, often using an assembler with a different syntax. Difficult to maintain.
Embedded systems and computer games requiring direct hardware access.	Produces too much executable code, and may not run efficiently.	Ideal, because the executable code is small and runs quickly.

What's Next

- Welcome to Assembly Language
- **Course Information (for this Part)**
- Virtual Machine Concept
- Data Representation
- Boolean Operations

Textbooks

Assembly Language for x86 Processors
Assembly Language for Intel-Based Computers (< 6th Edition)
Kip Irvine
Prentice-Hall Press, 2006 (5th), 2010 (6th),
2014 (7th), 2019 (8th) ISBN 978-0135381656

Thanks to Kip Irvine!

Slides of this course are based on that provided by Kip Irvine

26

Ref.

IBM PC Assembly Language and Programming (5th Edition)
Peter Abel
Prentice Hall Press, 2001
ISBN 013030655X

The Art of Assembly Language (2nd Edition)
Randall Hyde
No Starch Press, 2010
ISBN 1-59327-207-3

Assembly Language Step by Step: Programming with Linux. 2009.

Course Requirements

- Presentation (~5%).
  - Selected topics in each week
- Homework (10%).
  - Personal work: Programming exercises.
  - Different deadlines
- Project (20%).
  - Team work: Could be conducted with a team (# of members <=3)

- Easy in this part
- Hard-working …

Contents

C1: BASIC CONCEPTS

C17: EXPERT MS-DOS PROGRAMMING	C11: MS-WINDOWS PROGRAMMING	C13: HIGH-LEVEL LANGUAGE INTERFACE
C14: 16-BIT MS-DOS PROGRAMMING	C16: BIOS-LEVEL PROGRAMMING	C15: DISK FUNDAMENTALS

C12: FLOATING-POINT PROCESS AND INSTRUCTION ENCODINGS	C6: CONDITIONAL PROCESSING	
C10: STRUCTURES AND MACROS	C7: INTEGER ARITHMETIC	C8: ADVANCED PROCEDURES
C9: STRINGS AND ARRAYS	C4: DATA TRANSFERS, ADDRESSING, AND ARITHMETIC	C5: PROCEDURES

C1: BASIC CONCEPTS	C3: ASSEMBLY LANGUAGE FUNDAMENTALS	C2: x86 PROCESSOR ARCHITECTURE

C17: EXPERT MS-DOS PROGRAMMING

What's Next

- Welcome to Assembly Language
- Course Information
- **Virtual Machine Concept**
- Data Representation
- Boolean Operations

Virtual Machines

- Tanenbaum: Virtual machine concept
- Programming Language analogy:
  - Each computer has a native machine language (language L0) that runs directly on its hardware
  - A more human-friendly language is usually constructed above machine language, called Language L1

- Programs written in L1 can run two different ways:
  - Interpretation – L0 program interprets and executes L1 instructions one by one
  - Translation – L1 program is completely translated into an L0 program, which then runs on the computer hardware

What's Next

- Welcome to Assembly Language
- Course Information
- Virtual Machine Concept
- **Data Representation**
- Boolean Operations

Data Representation

- Binary Numbers
  - Translating between binary and decimal
- Binary Addition
- Integer Storage Sizes
- Hexadecimal Integers
  - Translating between decimal and hexadecimal
  - Hexadecimal subtraction
- Signed Integers
  - Binary subtraction
- Character Storage

Binary Numbers

- Digits are 1 and 0
  - 1 = true
  - 0 = false
- MSB – most significant bit
- LSB – least significant bit

- Bit numbering:

MSB	LSB
1 0 1 1 0 0 1 0 1 0 0 1 1 1 0 0	
15	0

Binary Numbers

- Each digit (bit) is either 1 or 0
- Each bit represents a power of 2:

1	1	1	1	1	1	1	1
2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0

Every binary number is a sum of powers of 2

Table 1-3 Binary Bit Position Values.

2^n	Decimal Value	2^n	Decimal Value
2^0	1	2^8	256
2^1	2	2^9	512
2^2	4	2^{10}	1024
2^3	8	2^{11}	2048
2^4	16	2^{12}	4096
2^5	32	2^{13}	8192
2^6	64	2^{14}	16384
2^7	128	2^{15}	32768

Translating Binary to Decimal

Weighted positional notation shows how to calculate the decimal value of each binary bit:

$$dec = (D_{n-1} \times 2^{n-1}) + (D_{n-2} \times 2^{n-2}) + ... + (D_1 \times 2^1) + (D_0 \times 2^0)$$

D = binary digit

binary 00001001 = decimal 9:

$$(1 \times 2^3) + (1 \times 2^0) = 9$$

Translating Unsigned Decimal to Binary

- Repeatedly divide the decimal integer by 2. Each remainder is a binary digit in the translated value:

Division	Quotient	Remainder
37 / 2	18	1
18 / 2	9	0
9 / 2	4	1
4 / 2	2	0
2 / 2	1	0
1 / 2	0	1

37 = 100101

Integer Storage Sizes

Standard sizes:

byte	8
word	16
doubleword	32
quadword	64

Table 1-4 Ranges of Unsigned Integers.

Storage Type	Range (low–high)	Powers of 2
Unsigned byte	0 to 255	0 to $(2^8 - 1)$
Unsigned word	0 to 65,535	0 to $(2^{16} - 1)$
Unsigned doubleword	0 to 4,294,967,295	0 to $(2^{32} - 1)$
Unsigned quadword	0 to 18,446,744,073,709,551,615	0 to $(2^{64} - 1)$

What is the largest unsigned integer that may be stored in 20 bits?

Translating Binary to Hexadecimal

- Each hexadecimal digit corresponds to 4 binary bits.

- Example: Translate the binary integer 000101101010011110010100 to hexadecimal:

1	6	A	7	9	4
0001	0110	1010	0111	1001	0100

Converting Hexadecimal to Decimal

- Multiply each digit by its corresponding power of 16:

$$dec = (D_3 \times 16^3) + (D_2 \times 16^2) + (D_1 \times 16^1) + (D_0 \times 16^0)$$

- Hex 1234 equals $(1 \times 16^3) + (2 \times 16^2) + (3 \times 16^1) + (4 \times 16^0)$, or decimal 4,660.

- Hex 3BA4 equals $(3 \times 16^3) + (11 * 16^2) + (10 \times 16^1) + (4 \times 16^0)$, or decimal 15,268.

Converting Decimal to Hexadecimal

Division	Quotient	Remainder
422 / 16	26	6
26 / 16	1	A
1 / 16	0	1

decimal 422 = 1A6 hexadecimal

Hexadecimal Addition

- Divide the sum of two digits by the number base (16). The quotient becomes the carry value, and the remainder is the sum digit.

		1	1
36	28	28	6A
42	45	58	4B
78	6D	80	B5

21 / 16 = 1, rem 5

Important skill: Programmers frequently add and subtract the addresses of variables and instructions.

Hexadecimal Subtraction

- When a borrow is required from the digit to the left, add 16 (decimal) to the current digit's value:

16 + 5 = 21

−1

```
C6    75
A2    47
--------------
24    2E
```

Practice: The address of **var1** is 00400020. The address of the next variable after var1 is 0040006A. How many bytes are used by var1?

Signed Integers

The highest bit indicates the sign. 1 = negative, 0 = positive

If the highest digit of a hexadecimal integer is > 7, the value is negative. Examples: 8A, C5, A2, 9D

Forming the Two's Complement (补码)

- Negative numbers are stored in two's complement notation

- Represents the additive Inverse

Starting value	00000001
Step 1: reverse the bits	11111110
Step 2: add 1 to the value from Step 1	11111110 +00000001
Sum: two's complement representation	11111111

Note that 00000001 + 11111111 = 00000000

Binary Subtraction

- When subtracting A – B, convert B to its two's complement
- Add A to (–B)

```
  0 0 0 0 1 1 0 0                          0 0 0 0 1 1 0 0
– 0 0 0 0 0 0 1 1        ———→             1 1 1 1 1 1 0 1
                                           0 0 0 0 1 0 0 1
```

Practice: Subtract 0101 from 1001.

What's Next

- Welcome to Assembly Language
- Course Information
- Virtual Machine Concept
- Data Representation
- **Boolean Operations**

Boolean Operations

- NOT
- AND
- OR
- Operator Precedence
- Truth Tables

Boolean Algebra

- Based on symbolic logic, designed by George Boole
- Boolean expressions created from:
  - NOT, AND, OR

Expression	Description
$\neg X$	NOT X
$X \wedge Y$	X AND Y
$X \vee Y$	X OR Y
$\neg X \vee Y$	(NOT X) OR Y
$\neg(X \wedge Y)$	NOT (X AND Y)
$X \wedge \neg Y$	X AND (NOT Y)

Operator Precedence

- Examples showing the order of operations:

Expression	Order of Operations
$\neg X \lor Y$	NOT, then OR
$\neg(X \lor Y)$	OR, then NOT
$X \lor (Y \land Z)$	AND, then OR

Truth Tables

- A Boolean function has one or more Boolean inputs, and returns a single Boolean output.
- A truth table shows all the inputs and outputs of a Boolean function

Example: ¬X ∨ Y

X	¬X	Y	¬X ∨ Y
F	T	F	T
F	T	T	T
T	F	F	F
T	F	T	T

# CHAPTER 2: X86 PROCESSOR ARCHITECTURE

Chapter Overview

- **General Concepts**
- 32-Bit x86 Processors
- 64-Bit x86-64 Processors
- Components of a Typical x86 Computer
- Input-Output System

General Concepts

- Basic microcomputer design
- Instruction execution cycle
- Reading from memory
- How programs run

Basic Microcomputer Design

- ALU performs arithmetic and bitwise processing
- clock synchronizes CPU operations
- control unit (CU) coordinates sequence of execution steps

Instruction Execution Cycle

- **Fetch**
- **Decode**
- Fetch operands
- **Execute**
- Store output

FIGURE 2-2   Simplified CPU Block Diagram.

Cache Memory

- High-speed expensive static RAM both inside and outside the CPU.
  - Level-1 cache: inside the CPU
  - Level-2 cache: outside the CPU
- Cache hit: when data to be read is already in cache memory
- Cache miss: when data to be read is not in cache memory.

What's Next

- General Concepts
- **32-Bit x86 Processors**
- 64-Bit x86-64 Processors
- Components of a Typical Computer
- Input-Output System

IA-32 Processor Architecture

- Modes of operation
- Basic execution environment
- x86 Memory Management

Modes of Operation

- Protected mode
  - native mode (Windows, Linux)
- Real-address mode
  - native MS-DOS
- System management mode
  - power management, system security, diagnostics

- Virtual-8086 mode
  - hybrid of Protected
  - each program has its own 8086 computer

Basic Execution Environment

- Addressable memory
- General-purpose registers
- Index and base registers
- Specialized register uses
- Status flags
- Floating-point, MMX, XMM registers

Addressable Memory

- Protected mode
  - 4 GB
  - 32-bit address
- Real-address and Virtual-8086 modes
  - 1 MB space
  - 20-bit address

11

General-Purpose Registers

Named storage locations inside the CPU, optimized for speed.

32-bit General-Purpose Registers

EAX
EBX
ECX
EDX

EBP
ESP
ESI
EDI

EFLAGS

EIP

16-bit Segment Registers

CS	ES
SS	FS
DS	GS

Accessing Parts of Registers

- Use 8-bit name, 16-bit name, or 32-bit name
- Applies to EAX, EBX, ECX, and EDX

32-bit	16-bit	8-bit (high)	8-bit (low)
EAX	AX	AH	AL
EBX	BX	BH	BL
ECX	CX	CH	CL
EDX	DX	DH	DL

Index and Base Registers

- Some registers have only a 16-bit name for their lower half:

32-bit	16-bit
ESI	SI
EDI	DI
EBP	BP
ESP	SP

Some Specialized Register Uses (1 of 2)

- General-Purpose
  - EAX – accumulator
  - ECX – loop counter
  - ESP – stack pointer
  - ESI, EDI – index registers
  - EBP – extended frame pointer (stack)
- Segment
  - CS – code segment
  - DS – data segment
  - SS – stack segment
  - ES, FS, GS - additional segments

Some Specialized Register Uses (2 of 2)

- EIP – instruction pointer
- EFLAGS
  - status and control flags
  - each flag is a single binary bit

Status Flags

- Carry
  - unsigned arithmetic out of range
- Overflow
  - signed arithmetic out of range
- Sign
  - result is negative
- Zero
  - result is zero
- Auxiliary Carry
  - carry from bit 3 to bit 4
- Parity
  - sum of 1 bits is an even number

Floating-Point, MMX, XMM Registers

- Eight 80-bit floating-point data registers
  - ST(0), ST(1), . . . , ST(7)
  - arranged in a stack
  - used for all floating-point arithmetic
- Eight 64-bit MMX registers
- Eight 128-bit XMM registers for single-instruction multiple-data (SIMD) operations

| |
|---|
| ST(0) |
| ST(1) |
| ST(2) |
| ST(3) |
| ST(4) |
| ST(5) |
| ST(6) |
| ST(7) |

x86 Memory Management

- Real-address mode
- Calculating linear addresses
- Protected mode
- Multi-segment model
- Paging

- (see Chapter 11)

Real-Address mode

- 1 MB RAM maximum addressable
- Application programs can access any area of memory
- Single tasking
- Supported by MS-DOS operating system

Segmented Memory

Segmented memory addressing: absolute (linear) address is a combination of a 16-bit segment value added to a 16-bit offset

linear addresses

F0000
E0000
D0000
C0000
B0000
A0000
90000
80000
70000
60000
50000
40000
30000
20000
10000
00000

8000:FFFF

one segment

8000:0250

0250

8000:0000

seg   ofs

21

Calculating Linear Addresses

- Given a segment address, multiply it by 16 (add a hexadecimal zero), and add it to the offset
- Example: convert 08F1:0100 to a linear address

```
Adjusted Segment value: 0 8 F 1 0

Add the offset:             0 1 0 0

Linear address:           0 9 0 1 0
```

# Protected Mode (1 of 2)

- 4 GB addressable RAM
  - (00000000 to FFFFFFFFh)
- Each program assigned a memory partition which is protected from other programs
- Designed for multitasking
- Supported by Linux & MS-Windows

# Protected mode

- Segment descriptor tables
- Program structure
  - code, data, and stack areas
  - CS, DS, SS segment descriptors
  - global descriptor table (GDT)
- MASM Programs use the Microsoft flat memory model

# Flat Segment Model

- Single global descriptor table (GDT).
- All segments mapped to entire 32-bit address space

# Multi-Segment Model

- Each program has a local descriptor table (LDT)
  - holds descriptor for each segment used by the program

# Paging

- Supported directly by the CPU
- Divides each segment into 4096-byte blocks called pages
- Sum of all programs can be larger than physical memory
- Part of running program is in memory, part is on disk
- Virtual memory manager (VMM) – OS utility that manages the loading and unloading of pages
- Page fault – issued by CPU when a page must be loaded from disk

# What's Next

- General Concepts
- 32-Bit x86 Processors
- **64-Bit x86-64 Processors**
- Components of a Typical x86 Computer
- Input-Output System

# 64-Bit x86-64 Processors

- x86-64
  - 64-bit linear address space
  - Intel64: Xeon (至强), Core i5, Core i7, and Core i9 ...
  - AMD64: Opteron (皓龙), Athlon (速龙) 64, Turion (炫龙) 64 ...
- IA-32e Mode
  - Compatibility mode for legacy 16- and 32-bit applications
  - 64-bit Mode uses 64-bit addresses and operands

## x86-64 Assembly Information

- x86-64:        http://en.wikipedia.org/wiki/X86-64

# 64-Bit Processors

- 64-Bit Operation Modes
  - Compatibility mode – can run existing 16-bit and 32-bit applications (Windows supports only 32-bit apps in this mode)
  - 64-bit  mode – Windows 64 uses this
- Basic Execution Environment
  - addresses can be 64 bits (48 bits, in practice)
  - 16 64-bit general purpose registers
  - 64-bit status flags register named RFLAGS (only the lower 32 bits are used)
  - 64-bit instruction pointer named RIP

# 64-Bit General Purpose Registers

- 32-bit general purpose registers:
  - EAX, EBX, ECX, EDX, EDI, ESI, EBP, ESP, R8D, R9D, R10D, R11D, R12D, R13D, R14D, R15D
- 64-bit general purpose registers:
  - RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8, R9, R10, R11, R12, R13, R14, R15

# What's Next

- General Concepts
- 32-Bit x86 Processors
- 64-Bit x86-64 Processors
- **Components of a Typical Computer**
- Input-Output System

# Components of an IA-32 Microcomputer

- Motherboard
- Video output
- Memory
- Input-output ports

# What's Next

- General Concepts
- 32-Bit x86 Processors
- 64-Bit x86-64 Processors
- Components of a Typical x86 Computer
- **Input-Output System**

# Levels of Input-Output

- Level 3: High-level language function
  - examples: C++, Java
  - portable, convenient, not always the fastest
- Level 2: Operating system
  - Application Programming Interface (API)
  - extended capabilities, lots of details to master
- Level 1: BIOS
  - drivers that communicate directly with devices
  - OS security may prevent application-level code from working at this level

35

# Displaying a String of Characters

When a HLL program displays a string of characters, the following steps take place:

| | |
|---|---|
| Application Program | Level 3 |
| ↓ | |
| OS Function | Level 2 |
| ↓ | |
| BIOS Function | Level 1 |
| ↓ | |
| Hardware | Level 0 |

36

# Programming levels

Assemble language programs can perform input-output at each of the following levels:

# Summary (Chap 1)

- Assembly language helps you learn how software is constructed at the lowest levels

- Assembly language has a one-to-one relationship with machine language

- Each layer in a computer's architecture is an abstraction of a machine
  - layers can be hardware or software

- Boolean expressions are essential to the design of computer hardware and software

# Summary (Chap 2)

- Central Processing Unit (CPU)
- Arithmetic Logic Unit (ALU)
- Instruction execution cycle
- Multitasking
- Floating Point Unit (FPU)
- Complex Instruction Set
- Real mode and Protected mode
- Motherboard components
- Memory types
- Input/Output and access levels

# Homework

- Reading Chap 1 & 2
- Exercise

- Please familiarize yourself with some development tools designed for the assembler programming language

# Thanks!