處理器設計與實作

實習講義

編撰者 成大電機所計算機架構與系統研究室CASLAB

國立成功大學電機系與電機研究所

LAB 8-10: ARM & FPGA 環境安裝教學

實驗環境

\oplus Tool used :

- 1. ARM GNU Toolchain
 - 利用GNU的ARM Cross Compiler將
 C轉成arm assembly和machine code
- 2. Mentor Modelsim
 - 看平台上的wave來驗證CPU和AHB的行為
- 3. Vivado 2016.4
 - · 將驗證過後的平台透過Vivado合成成bit檔
- 4. Nexys 4 DDR board
 - 利用此驗證版將平台燒錄至FPGA中並使用板子 上的I/O驗證行為

ARM GNU Toolchain 安裝

- 1. ARM GNU Toolchain install
 - 安裝檔附於Lab8實驗目錄中,解壓縮後以管理員權限執行GNUCross_Compiler/Install.bat 即可

Modelsim 安裝

1. Modelsim PE overview

 http://model.com/content/modelsim-pesimulation-and-debug

2. Modelsim PE download

- http://model.com/update/modelsimdownloads
- 已經有裝破解版的可以不用重裝

1. Vivado Design Suite User Guide

 http://www.xilinx.com/support/ documentation/sw_manuals/xilinx2016_4/ ug973-vivado-release-notes-install-license.pdf


2. Vivado Design Suite download

 https://www.xilinx.com/support/download/ index.html/content/xilinx/en/downloadNav/ vivado-design-tools/archive.html


- 3. 下載Vivado HLx 2016.4: WebPACK and Editions
 - Operating System: Windows 10
 - Disk space requred: 10.35 GB
 - 要先註冊帳號,個人資料<u>需填英文名字</u>且<u>勿用自動填入</u>,否則會遇到「Names with Non-Alphanumeric characters or accents are not supported by US export compliance systems.」

4. 安裝Vivado

• 安裝過程需登入




- 4. 安裝 Vivado
 - 同意事項請全勾



4. 安裝Vivado

• Edition 選擇 WebPACK



4. 安裝Vivado

• 用不到的都取消勾選,務必注意硬碟剩餘空間

Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition.
Design Lools Vivado Design Suite Vivado System Generator for DSP Vivado High Level Synthesis Software Development Kit (SDK) DocNav
Devices SoCs Zyng-7000 (limited support) Zyng UltraScale+ MPSoC 7 Series (limited support) Artix-7 Kintex-7
Spartan-7 Virtex-7 UltraScale (limited support) UltraScale+ Installation Options Install Cable Drivers
Acquire or Manage a License Key Enable WebTalk for Vivado to send usage statistics to Xilinx (Always enabled for WebPACK license) Install WinPCap for Ethernet Hardware Co-simulation Launch configuration manager to associate System Generator for DSP with MATLAB Enable WebTalk for SDK to send usage statistics to Xilinx
Download Size: 2.41 GB Disk Space Required: 10.35 GB

- 5. Vivado License Manager
 - · 選擇倒數第二個選項,點左邊的選項申請 license

Select one of the following options

- Start Now! 30 Day Trial (No Bitstream)
- OGet Vivado or IP Evaluation Licenses
- Get Free ISE WebPACK, ISE/Vivado IP or PetaLinux Licenses
- Get My Full or Purchased Certificate-Based License
- Get My Full or Purchased Activation-Based License


5. Vivado License Manager

- 選擇第三個選項(全選也可以)產生並下載 license
- 信箱會收到 license 的使用教學

ISE Embedded Edition License	Certificate - No Charge	Node	1/1	Current	None
Model Composer : 90-day Evaluation License	Certificate - Evaluation	Node	1/1	Current	90 days
Vivado Design Suite: 30-Day Evaluation License	Certificate - Evaluation	Node	1/1	Current	30 days
SDSoC Environment, 60 Day Evaluation License	Certificate - Evaluation	Node	1/1	Current	60 days
SDAccel OpenCL Development Environment: 30 Day Node Locked Evaluati	Certificate - Evaluation	Node	1/1	Current	30 days
Vivado Design Suite: HL WebPACK 2015 and Earlier License	Certificate - No Charge	Node	1/1	Current	None
ISE WebPACK License	Certificate - No Charge	Node	1/1	Current	None
Xilinx MicroBlaze/All Programmable SoC Software Development Kit – Stand	Certificate - No Charge	Node	1/1	Current	None
PetaLinux Tools License	Certificate - Evaluation	Node	1/1	Current	365 days
Vivado HLS Evaluation License	Certificate - Evaluation	Node	1/1	Current	30 days

5. Vivado License Manager

• 點 Load License, Copy 剛剛下載的 license, 跳 出安裝成功即完成。



NEXYS 4 DDR

1. NEXYS 4 DDR Features

 http://www.xilinx.com/products/boards-andkits/1-6olhwl.html

2. Nexys 4 DDR Resource Center

https://reference.digilentinc.com/nexys4-

ddr:start

• (Manual, XDC, UCF...)