處理器設計與實作

實習講義

編撰者 成大電機所計算機架構與系統研究室CASLAB

國立成功大學電機系與電機研究所

LAB 8: Simple CPU System Platform & Memory Allocation

實驗目的

- 1. AMBA2.0-AHB 的基本認識
- 2. 簡介EASY實驗平台環境
- 3. 了解Address Decoding (MMIO)
- 4. 練習程式讓CPU去存取Bus上的Slave的動作
- 5. 學習將平台透過Vivado合成,並在FPGA板驗證GPIO

Background


- System on Chip (SoC)
 - Processing Elements
 - ➤ Microcontroller, Microprocessor, DSP...
 - Memory Elements
 - ➤ ROM , RAM , Flash...
 - I/O & Peripherals
 - ➤ Timer, Watchdog, UART, GPIO...
 - Interconnection
 - **≻AMBA**, CoreConnect, NoC ...

AMBA2.0--AHB


- Advanced Micro-controller Bus Architecture (AMBA)
 - ➤ARM公司所推出的 on-chip bus 協定
- Advanced High-Performance Bus (AHB)
 - ➤ High performance
 - ➤ single-clock edge operation
 - **→**Pipeline operation
 - >multiple bus master

AHB的基本知識


- →AHB System 是由 Master、Slave、Infrastructure三部分所組
 成
 - ➤ AHB bus上的傳輸都是由 Master 所發出;由Slave負責回應
 - ➤ infrastructure 則由 Arbiter、 Master to Slave multiplexor、 Slave to Master multiplexor、 Decoder、 Default slave、 Reset Controller 所組



AHB Bus Controller




AHB Basic transfer




MMIO(Memory-mapped I/O)

- ➤系統中所有的實體記憶體或是I/O Device都會 mapping到32 bits (4G)的位置空間中
- ➤ CPU的指令不只可以存取memory也可以存取 Devices
- ➤ 系統上的Devices會監視bus address,若發現 CPU存取的位置是該Device時會回應CPU的存 取,並允許bus上的data存取該Device中的實體 register

Address Decoder




- Address Space
- + HSELx
- + HREADY
- 4 1KB boundary
- Default slave



Decoder 範例

```
case (HADDR[31:27])
 5'b00000 :
    HSELIntMem = 1'b1;
 5'b00100 ,
  5'b01000 :
         HSELExtMem = 1'b1; // External Memory + Tube
  5'b00110 :
     HSELAPBif = 1'b1; // test Slave
  5'b01010 :
   begin
      if (HADDR [26:24] == 3'b000)
                                    Timer1
         HSELTimer1 = 1'b1; //
      else if (HADDR[26:24]==3'b001)
         HSELTimer2 = 1'b1; //
                                    Timer2
     else if(HADDR[26:24]==3'b111)
         HSELIntCntl = 1'b1; //
                                     IntCntl
    end
 default :
   HSELDefault = 1'b1; // Undefined (Default Slave)
endcase
```



初始 Instruction Memory

◆CPU(Master)會透過AHB讀取內部記憶體(IntMEM)中的程式執行

IntMem.v

```
initial
begin
  $display("### Loading internal memory, Based Addr = 0x%x, Length = 0x%x ###", BaseAddr, MemSize*1024);
  for (i=0; i <= ((MemSize * 256)-1); i = i+1)
   Mem[i] = 32'h0000 0000;
  if (FileName != "")
 begin
   $readmemh(FileName, Mem);
  end
  $display("### Load internal memory Complete ###");
end
                       Re-define Parameter
   TBTic.v
                     // Memory size in Kbytes, set to 64 MB
                     defparam uEASY.uIntMem 1.MemSize = 1024*64;
                     // Input filename
                     defparam uEASY.uIntMem 1.FileName = "./testcode/testcode.txt";
```

TBTic.v 為EASY平台的testbench ,其中定義Memory Size和initial 的machine code

Volatile的用法

- →於Decoder的mapping可知,Timer1掛在系統位置0x50000000
- →在C code 中用 volatile 直接宣告變數Timer1等於在系統 0x50000000的位置
 - ➤ Timer1[0] 等於 0x50000000的位置
 - ➤ Timer1[1] 等於 0x50000004的位置
 - ➤ 依此類推即可存取系統中其他的Slave, 如External Memory, GPIO...

```
int main ()
{
    volatile int *Timer1 = (int*) 0x50000000;

    Timer1[0] = 1 ;
    Timer1[1] = 100 ;
    return 1 ;
}
```

ARM Cross Compiler

◆ 在每個子Lab中的testcode資料夾->子資料夾->C資料夾中,有個make.bat檔將init.s、isr.c、main_function.c三個檔案透過ARM Cross Compiler link再一起並編譯成ARM的machine code




```
armasm init.s --cpu=4 -o init.o --unsafe
armcc main_function.c -02 --cpu=4 -c -o main_function.o
armcc isr.c -02 --cpu=4 -c -o isr.o
armlink init.o main_function.o isr.o -o code.axf --scatter scatter.sc
fromelf -c -text -o code.txt code.axf
fromELF code.axf -o testcode.txt -vhx -32x1


del *.o
pause
```

ModelSim Simulation

- ◆ 用Modelsim模擬EASY運作情形
 - ➤ 當Master要存取Timer1的變數時只要讓HADDR = 0x500000000, Decoder就會把HSELTimer1拉起來,下個cycle Timer1的HSELT也被拉起




Vivado 合成電路



實驗系統架構

Example AMBA SYstem (EASY)

EASY平台 (ARM processor)



實驗環境

◆Tool used :

- 1. ARM GNU Toolchain
 - 利用GNU的ARM Cross Compiler將C轉成arm assembly和machine code
- 2. Mentor Modelsim
 - 看平台上的wave來驗證CPU和AHB的行為
- 3. Vivado 2016.4
 - 將驗證過後的平台透過Vivado合成成bit檔
- 4. Nexys 4 DDR board
 - , 利用此驗證版將平台燒錄至FPGA中並使用板子上的1/O驗證行為



EASY Simulation


- ◆ 請同學練習利用ModelSim 模擬EASY 運作情形
 - 1. 打開Decoder.v可以 看到如右圖之程式
 - 2. 可以看到Tube掛在 0x20000000的位置
 - 3. Tube是一個可以在 模擬系統中印出字體 的Slave


```
always @ (HRESETn or HADDR )
begin
  HSELDefault = 1'b0 ;
  HSEL Slave1 = 1'b0 ;
  HSEL Slave2 = 1'b0 ;
  HSEL Slave3 = 1'b0 ;
  if (!HRESETn)
    HSELDefault = 1'b1;
                            // Reset (Default Slave)
  begin
        case (HADDR[31:27])
      5'b000000:
          HSEL Slave1 = 1'b1;
      5'b00100 :
          HSEL Slave2 = 1'b1;
      5'b00110 :
          HSEL Slave3 = 1'b1;
                                        testSlave
      default :
        HSELDefault = 1'b1: // Undefined (Default Slave)
    endcase
  end
end
```

- 4. 寫C code (testcode\C\main_function.h"
 - 用 Volatile 宣告變數*Tube
 等於位置0x20000000的地址 所放的值
 - 並用右圖寫法依序對Tube[0] 寫入所要的字元
 - 儲存main_function.c檔 並透過Compiler轉成testcode.txt 放到testcode資料夾下


```
volatile int *tube = (int*) 0x20000000;
 tube[0] = '\n' ;
 tube[0] = 'H':
 tube[0] = 'e';
 tube[0] = 'l' ;
 tube[0] = '1';
 tube[0] = 'o';
 tube[0] = '\t' ;
 tube[0] = 'E';
 tube[0] = 'A';
 tube[0] = 'S';
tube[0] = 'Y';
 tube[0] = '!';
 tube[0] = '\n' ;
```

5. 在Lab8-1資料夾下開啟ModelSim專案(test.mpf)後,匯入design資料夾下的TBTic.v(開啟test.mpf後會出現一個TBTic.v,要先將它移除然後右鍵add重新加進來)





- 6. Compile完後按Simulate(輸入TBTic),可以在sim視窗看到EASY平台的Hierarchy
- 7. Veiw->Wave 跳出視窗後File -> Load 選lab8_1.do(跳ERROR不影響)
- 8. 設定模擬時間為15 us後按run



Address Decoding

- ◆ 請同學練習在EASY平台上將外部記憶體掛上Bus
 - ➤ 在Decoder中加入External MEM到位置0x40000000, 並 在0x40000040位置寫入自己的學號後8碼

步驟:

1. 在design\EASY\Decoder.v中新增HSEL_Slave4,使HADDR= 0x40000000

```
時選到它
```

2. 在 EASY.v 中增加以下幾條線:
wire HSEL_ExtMem;
wire [31:0] HRDATA_ExtMem;
wire HREADY_ExtMem;
wire [1:0] HRESP_ExtMem;


3. 再把uExtMem的HSEL_ExtMem接到 uDecoder 的HSEL_Slave4

```
ExtMem uExtMem (
                           // The system address Decoder
  .HCLK
               (HCLK),
                             Decoder uDecoder (
  .HRESETn
               (HRESETn),
                                              (HRESETn),
                                .HRESETn
  . HADDR
               (HADDR),
  .HTRANS
               (HTRANS),
                                .HADDR
                                              (HADDR),
  .HWRITE
               (HWRITE),
               (HSIZE),
  .HSIZE
                                .HSELDefault (HSELDefault), // Default Slave
  . HWDATA
               (HWDATA),
                                .HSEL Slave1 (HSEL mem),
                                                                  // Interna Memory
  .HSEL
  .HREADYin
               (HREADY),
                                .HSEL Slave2 (HSEL tube),
                                                                  // Tube
                                .HSEL Slave3 (HSEL testSlave),
                                                                 //testSlave
               (),
  . HRDATA
                                .HSEL Slave4 ( )
                                                                  //External Memory
  . HREADYout
               ( ),
                            );
  .HRESP
               ( )
```

4. 把uExtMem的HSEL_ExtMem, HRDATA_ExtMem, HREADY_ExtMem, HRESP_ExtMem 接到uMuxS2M


```
// Central multiplexer - slaves to masters
                                                         MuxS2M uMuxS2M (
                                                           .HCLK
                                                                          (HCLK),
ExtMem uExtMem (
                                                           .HRESETn
                                                                          (HRESETn),
   .HCLK
                        (HCLK),
                                                           .HSELDefault
                                                                          (HSELDefault), // Default Slave
                        (HRESETn),
   .HRESETn
                                                           .HSEL Slave1
                                                                          (HSEL mem),
                                                                                            // Interna Memory
                                                           .HSEL Slave2
                                                                          (HSEL tube),
                                                                                            // Tube
   . HADDR
                        (HADDR),
                                                           .HSEL Slave3
                                                                          (HSEL testSlave),
                                                                                            // testSlave
                        (HTRANS),
   . HTRANS
                                                           .HSEL Slave4
                                                                          ( ),
                                                                                            // External Memory
                                                           .HSEL Slave5
                                                                          (LogicO),
   .HWRITE
                        (HWRITE),
                                                           .HSEL Slave6
                                                                          (Logic0),
   .HSIZE
                        (HSIZE),
                                                           .HRDATA S1
                                                                          (HRDATA mem),
   . HWDATA
                         (HWDATA)
                                                                          (HREADY_mem),
                                                           .HREADY S1
                                                           .HRESP S1
                                                                          (HRESP mem),
   .HSEL
   .HREADYin
                        (HREADY),
                                                           .HRDATA S2
                                                                          (HRDATA tube),
                                                           .HREADY S2
                                                                          (HREADY tube),
                                                           .HRESP S2
                                                                          (HRESP tube),
                        (),
   . HRDATA
                                                           .HRDATA S3
                                                                          (HRDATA testSlave),
   .HREADYout
                                                           .HREADY S3
                                                                          (HREADY testSlave),
                                                           .HRESP S3
                                                                          (HRESP testSlave),
   .HRESP
);
                                                            .HRDATA S4
                                                                                            // External Memory
                                                            .HREADY S4
                                                                             ),
                                                                          ( ),
                                                            HRESP S4
                                                           .HRDATA S5
                                                                          (),
                                                           .HREADY S5
                                                                          (),
                                                           .HRESP S5
                                                                          (),
```

5. 最後再依照實作(一)的方法,寫C code讓CPU在0x40000040的位置 寫入自己的學號後8碼,用Modelsim 跑模擬可看到ExtMem被寫入



View -> Memory List 選uExtMem

右鍵->Properties..設定如下




FPGA Verification

實作(三)--挑戰題

◆請同學在Vivado版本的EASY平台中,掛上Slave(GPIO)在位置0x20000000,用程式讓CPU對GPIO寫入自己的組別號碼,並讓Slave(GPIO)被寫入的值可以透過Vivado合成,燒錄到FPGA板後,在FPGA板子上的LED顯示出組別號碼的ASCII code。

 開啟桌面的Vivado 2016.4
 File -> Open Project
 開啟Lab8 -> vivado -> lab8.xpr (如有跳出warning, 選upgate)



2. 點開EASY.v檔可得知此平台有兩個 input(HCLK, HRESTn), 8個 output(LED0~LED7)

3. 與實作二相同的做法將GPIO接上AHB訊號線

```
wire HSEL_mem;
wire [31:0] HRDATA_mem;
wire HREADY_mem;
wire [1:0] HRESP_mem;

wire HSEL_LED;
wire [31:0] HRDATA_LED;
wire HREADY_LED;
wire [1:0] HRESP_LED;
```

```
// The system address Decoder
  Decoder uDecoder (
    .HRESETn
                  (HRESETn),
    . HADDR
                  (HADDR).
   .HSELDefault (HSELDefault), // Default Slave
    .HSEL Slave1 (HSEL mem),
                                  // Internal Memory
    .HSEL Slave2 (HSEL LED)
                                  // LED
 );
  GPIO uGPIO(
     .HRESETn (HRESETn),
    .HSEL LED (HSEL LED) ,
     .clk(clk55MHz),
     .HREADY (HREADY) ,
    .HREADY LED (HREADY LED) ,
     .HRESP LED (HRESP LED) ,
    . HWDATA (HWDATA)
     );
```

```
module EASY (
HCLK,
HRESETn,

LEDO,
LED1,
LED2,
LED3,
LED4,
LED5,
LED6,
LED7
);
```

```
input HCLK;
input HRESETn;

output LED0;
output LED1;
```

```
output LED0;
output LED1;
output LED2;
output LED3;
output LED4;
output LED5;
output LED6;
output LED6;
```

(EASY.v)

4.點開GPIO.v檔,可得知此GPIO(general purpose I/O)將會讀取記憶體的資料並且用該資料來控制LED燈的開關。

如下所示,GPIO在write_ready==1時,將會把HWDATA [7:0]的資料寫入GPIO中的LED_reg暫存器,而LED_reg則被 GPIO輸出給EASY.v使用。

```
output [7:0] LED;
                                                                                                  ·(EASY.v)
always@(write ready or HRESETn)
                                                               output HREADY LED;
 begin
                                                                output [1:0]HRESP_LED;
    if(!HRESETn)
       LED_reg = 8'b0000_0000;
                                                                reg [7:0] LED reg ;
    else
                                                               reg write ready;
    begin
       if(write_ready)
      LED reg = HWDATA[7:0]
                                                                assign HREADY LED = 1'b1;
                                                               assign HRESP LED = 2'b00;
     else
       LED_reg = LED_reg;
                                                                assign LED = LED reg
    end
 end
                                      (GPIO.v)
                                                                                                            33
```


將從GPIO接收到的output LED 連接到 EASY平台(EASY.v)的output LEDO~LED7,便可控制LED燈的開闢。

```
assign
assign
                LED1
assign
                LED2
assign
                LED3 = ;
assign
                LED4 = ;
                LED5 = ;
assign
assign
                LED6 = ;
                 LED^{\dagger} = ;
assign
       (EASY.v)
```


5. 燒錄時,必須有一個xdc腳位檔,告訴FPGA 此專案的每個input/output腳位對應這個板子的那些腳位,而LEDO~LED7 便定義在該檔案中。

```
31 ## LEDs
             Real name of LED in NEXYS
                                                                Outputs of EASV.v
33 set_property_dict { PACKAGE PIN H17
                                       IOSTANDARD LYCMOS33 } [get_ports { LEDU }]; #IO_L18P_T2_A24_15 Sch=led[0]
34 set property -dict { PACKAGE PIN K15
                                       IOSTANDARD LYCMOS33 } [get_ports { LED1 }]; #IO L24P T3 RS1 15 Sch=ledf1
35 set_property -dict { PACKAGE PIN J13
                                       IOSTANDARD LVCMOS33 } [get_ports { LED2 }]; #IO_L17N_T2_A25_15 Sch=led[2
                                                                                                              =>此部分助教
36 set_property -dict { PACKAGE PIN N14
                                       IOSTANDARD LYCMOS33 } [get_ports { LED3 }]; #IO_L8P_T1_D11_14 Sch=led[3]
                                                                                                                  已經幫同學
37 set_property -dict { PACKAGE_PIN R18
                                       IOSTANDARD LVCMOS33 } [get_ports { LED4 }]; #IO_L7P_T1_D09_14 Sch=led[4]
                                                                                                                  完成在
38 set_property -dict { PACKAGE PIN V17
                                       IOSTANDARD LYCMOS33 } [get_ports { LED5 }]; #IO_L18N_T2_A11_D27_14 Sch=
39 set_property -dict { PACKAGE PIN U17
                                       IOSTANDARD LYCMOS33 } [get_ports { LED6 }]; #IO_L17P_T2_A14_D30_14 Sch=
                                                                                                              EASY.xdc
40 set property -dict { PACKAGE PIN U16
                                       IOSTANDARD LYCMOS33 } [get_ports { LED7 }]; #IO L18P T2 A12 D28 14 Sch-
                                                                                                                                    34
41 #set property -dict { PACKAGE PIN V16 IOSTANDARD LVCMOS33 } [get ports { LED[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
```


- 6. 完成上述動作後已完成硬體的部分,請依照實作(一)的方式,對GPIO 寫入你們組別號碼的字元,使用vivado/C_Vivado內的編譯環境,將程式轉為lab.coe。
- 7. 將新產生的lab.coe檔載入記憶體中,blk_mem_gen_0並在Other Options分頁下選擇剛剛產生的lab.coe,設定完成後再按下Generate產生新的記憶體。




8. 按下Program and Dubug下的Generate Bitstream。




9. 完成之後(需要一點時間),點開Open Target並選取板子。




9. 完成之後(需要一點時間),先跟開發版建立連線。 選取Open Target -> Open New Target,並且以Local server的方式連線






10. 最後再透過Program Device將產生的Bitstream file檔燒入至FPGA,

產生的bit檔預設位置在lab8.runs/impl_1資料夾下



11. 剛剛寫入的值將以二進位的方式顯示在開法板的LED燈上。

結果如下圖所示, 亮燈的LED為(U17, N14, H17), 即為(LED6, LED3, LED0) = (0100 1001) = 73



實驗結報

- ◆結報格式(每組一份)
 - ➤ 封面 (第幾組+組員)
 - ➤ 實驗內容(程式碼註解、結果截圖)
 - ➤ 實驗心得
- 🕀 繳交位置
 - > ftp://140.116.164.225/ port: 21
 - ➤ 帳號/密碼:ca_lab/Carch2020
 - Deadline: 12/07 18:00pm
- TA Contact Information:
 - ➤ 助教信箱:anita19961013@gmail.com
 - > Lab: 92617
 - Office hour: (Tuesday)8:00pm~10:00pm