# 處理器設計與實作

### 實習講義

編撰者 成大電通所計算機架構與系統研究室CASLAB

國立成功大學電機系與電腦與通信工程研究所

# LAB 3: Verilog Implementation Of Arithmetic Logic Unit (ALU) 算術邏輯單元的實作


### 大綱

- 1. RISCV CPU
  - Microarchitecture
  - Control Unit
- 2. Verilog 基本概念
- 3. 實驗:實踐ALU
  - 練習題一
  - 練習題二
  - 挑戰題


# 實驗目的

- 1. 認識 RISC-V CPU 基本的 data path & control path
- 2. Verilog 的基本認識
- 3. 認識 ALU control unit
- 4. Hierarchy Design in Verilog
- 5. 實作 ALU 之基本運算功能的行為模組


### Kronos RISC-V CPU




- 3-stage pipeline: Fetch, Decode, Execute
- In-order
- ISA: 32I




- The instruction fetch stage reads 32-bit instructions every cycle
- The PC always increments to next word (PC+4) unless the core needs to jump or to trap handler



- In decode stage, Two operands (op1, op2) are prepared for the ALU alongside the appropriate ALU operation for the fetch instruction.
- BCU: Branch Comparison Unit
- AGU: Address Generation Unit
- HCU: Hazard Control Unit



 In execution stage of the Kronos core contains a ALU which is responsible for data write back, branching, sequence memory access operations (data load/store), Control-Status Register operations, catches exception & responds to interrupts.



# Verilog 基本概念

### **HDL** Introduction

申硬體描述語言


- 申 具有多種描述硬體的方式
  - > Behavior level
    - 只考慮模組中的功能和函數,不必考慮硬體方面的詳細電路。
  - Register Transfer level
    - 說明資料如何在暫存器中儲存和傳送,和資料處理的方式。
  - ➤ Gate level
    - 模組是由Logic gates所構成的,使用Logic gates來設計電路。
  - > Switch level
    - 最低層次,設計者需知道電晶體的元件特性。

# **Verilog Background**


- Verilog was written by gateway design automation in the early 1980
- Cadence acquired gateway in 1990
- Cadence released Verilog to the public domain in 1991
- In 1995, the language was ratified as IEEE standard
   1364

# Three Levels of Verilog


- Register Transfer Level assign {Co, Sum} = A + B + Ci
- Gate Level
  xor u0(.z(hs), .a1(A), .a2(B));
  xor u1(.z(Sum), .a1(Ci), .a2(hs));
  and u2(.z(hc0), .a1(A), .a2(B));
  and u3(.z(hc1), .a1(Ci), .a2(hs));
  or u4(.z(Co), .a1(hc0), .a2(hc1));
- Switch Level
   // AND gate of u2
   pmos p0(VDD, nand, A), p1(VDD, nand, B); nmos n0(nand, wire1, A), n1(wire1, GND, B); pmos p2(VDD, hc0, nand); nmos n2(hc0, GND, nand); :




# **Four Logic Levels**




0: logic 0 / false



1: logic 1 / true



X: unknown logic value



Z: high-impedance

# **Verilog Module**

- module module\_name (port\_name);
  - port declaration
  - data type declaration
  - > module functionality or structure
- endmodule

```
module Add_half(sum, c_out, a, b);

(1) input a, b;
output sum, c_out;

(2) wire c_out_bar;

(3) xor (sum, a, b);
not (c_out_bar, a, b);
not (c_out, c_out_bar);

endmodule
```

# **Verilog Operators (1/3)**

Name	Operator
bit-select or part-select	[]
parenthesis	()
Arithmetic Operators	
multiplication	*
division	1
addition	+
subtraction	-
modulus	%
Sign Operators	
identity	+
negation	-

# **Verilog Operators (2/3)**

Name	Operator
Relational Operators	
less than	<
less than or equal to	<=
greater than	>
greater than or equal to	>=
Equality Operators	
logic equality	==
logic inequality	!=
case equality	===
case inequality	!==
Logical Comparison Operators	
NOT	!
AND	&&
OR	II
Logical Bit-Wise Operators	
unary negation NOT	~
binary AND	&
binary OR	
binary XOR	^
binary XNOR	^~ or ~^

# **Verilog Operators (3/3)**


Name	Operator
Shift Operators	
logical shift left	<<
logical shift right	>>
Concatenation & Replication	
Operators	
concatenation	{}
replication	{{ }}
Reduction Operators	
AND	&
OR	
NAND	~&
NOR	~
XOR	۸
XNOR	^~ or ~^
Conditional Operator	
conditional	?:

# **Verilog Descriptions**

- ◆ Verilog 主要有三種描述硬體電路的方式
  - 1. Structural description
  - 2. "assign" description
  - 3. "always" description

# Structural Description

- Gate level design
- Connections of sub modules at higher level module
- module OR\_AND\_STRUCTURAL(IN,OUT);
- . input [3:0] IN;
- output OUT;
- 4. wire [1:0] TEMP;
- or u1(TEMP[0], IN[0], IN[1]);
- or u2(TEMP[1], IN[2], IN[3]);
- 7. and (OUT, TEMP[0], TEMP[1]);
- 8. endmodule



# "assign" Description

### Combinational circuit

module OR\_AND\_DATA\_FLOW(IN, OUT);
input [3:0] IN;
output OUT;

Synthesized and
optimized by tools

assign OUT = (IN[0] | IN[1]) & (IN[2] | IN[3]);

IN[0]
IN[1]
endmodule

# "always" Description

- Combinational circuit
- Sequential circuit
- Output must be declared as "reg"

```
    module OR_AND_BEHAVIORAL(IN, OUT);
```

```
    input [3:0] IN;
    output OUT;
    reg OUT;
```



- 5. always @(IN)
- 6. begin
- 7. OUT = (IN[0] | IN[1]) & (IN[2] | IN[3]);
- end
- 9. endmodule


Activate OUT while any voltage transition

(0→1 or 1→0) happens at signal IN


OUT

### ALU EXAMPLE

```
module ADD SUB(A, B, SEL, result);
     input [1:0] SEL;
     input [3:0] A, B;
     output [3:0] result;
     reg [7:0] Y;
     assign result = Y[3:0];
                               MUL
     SEL = 11
     always@(A or B or SEL) begin
          case(SEL)
               2'b00: Y = A+B;
               2'b01: Y = A-B;
               2'b10: Y = A*B;
               2'b11: Y = A&B;
          endcase
     end
endmodule
```



# **Hierarchy in Verilog**



# LAB 3: Verilog Implementation Of ALU


### Tool used

實驗環境:

- 1.Modelsim (Run CPU simulator)
  - 不會用到virtualbox

# Lab 3-1 -- Simple ALU

◆前面的範例是一個只有加減法的 ALU,請同學根據前面的範例,用 Verilog 完成新的 ALU,並且完成驗證




Instruction	op Code
ADD	000
SUB	001
AND	100
OR	101
XOR	110
NOR	111

```
odule ALU (a, b, op, result, overflow);
           [7:0]
                   a;
           [7:0]
                   b;
           [2:0]
                   op;
           [7:0]
                   result;
                   overflow;
  output
           [8:0]
                   Result;
          result
          overflow =
  always@ (a or b or op)
      case (op)
          3'b000: Result
          3'b001: Result
          3'b100: Result
          3'b101: Result
          3'b110: Result
          3'b111: Result
      endcase
```

Step1: 根據不同的op code 決定 ALU的運算


Step2: 把ALU運算完的結果 傳到output (result) ALU在做加減法運算時, 可能會有overflow產生, 請判斷什麼時候有overflow

if (op = ADD/SUB) check overflow




### Modelsim驗證

⊕加入ALU.v及 testbench.v 兩個檔案




### Modelsim驗證

◆ Simulation 選擇 work -> testbench



### 預期結果



# **Lab 3-2 ALU Operation Implementation**


◆請同學以Verilog完成這顆 RISC-V CPU 中alu.v 的空白部分,並跑助教的程式來驗證ALU運算結果

▶因為這顆 RISC-V CPU 經過簡化之後並沒有實現所有 RISC-V 的指令,詳細的運算指令和 ALUop decode 請參考 Table 1.

# Table 1: ALU 運算指令

Function	Operation	ALUOP	result			
ADD	result = op1 + op2	0000 R_AD				
SUB	result = op1 - op2	1000	R_ADD			
LT	result = op1 < op2	0010	R_COMP			
LTU	result = op1 <u op2<="" td=""><td>0011</td><td>R_COMP</td></u>	0011	R_COMP			
XOR	result = op1 ^ op2	0100	R_XOR			
OR	result = op1   op2	0110	R_OR			
AND	result = op1 & op2	0111	R_AND			
SHL	result = op1 << op2[4:0]	0001	R_SHIFT			
SHR	result = op1 >> op2[4:0]	0101	R_SHIFT			
SHRA	result = op1 >>> op2[4:0]	1101	R SHIFT			

# Kronos ALU Module Design



Function	Operation	ALUOP resul					
ADD	result = op1 + op2	0000	R_ADD				
SUB	result = op1 - op2	1000 R_ADI					
LT	result = op1 < op2	0010 R_COM					
LTU	result = op1 <u op2<="" td=""><td>0011</td><td>R_COMP</td></u>	0011	R_COMP				
XOR	result = op1 ^ op2	0100	R XOR				

OR	result = op1   op2	0110	R_OR
AND	result = op1 & op2	0111	R_AND
SHL	result = op1 << op2[4:0]	0001	R_SHIFT
SHR	result = op1 >> op2[4:0]	0101	R_SHIFT
SHRA	result = op1 >>> op2[4:0]	1101	R_SHIFT

### Lab3-2 Kronos ALU module

```
module kronos_alu(
                        op1,
                        op2,
                        aluop.
                        result
 input
          [31:0] op1;
 input
          [31:0] op2;
         [3:0] aluop;
 8 input
 9 output reg [31:0] result;
Wire
                  cin:
12 wire
                 rev;
14 wire
          [31:0] r adder;
15 wire
          [31:0] r and;
          [31:0] r or;
16 wire
Wire
          [31:0] r xor;
18 wire
          [31:0] r shift;
20 wire
          [31:0] adder A;
21 wire
          [31:0] adder B;
22 wire
                  cout;
                 r lt;
24 wire
                 r ltu;
25 wire
26 wire
                 r comp;
28 wire
          [31:0] data;
29 wire
          [4:0] shamt;
30 wire
                 shift in;
B1 wire
          [31:0] p0;
32 wire
          [31:0] p1;
38 wire
          [31:0] p2;
34 wire
          [31:0] p3;
35 wire
          [31:0] p4:
```

```
kronos_alu op1 op2 result
```

```
always@(*) begin
  case(aluop)
    4'b0010,
                 : result = {31'b0, r comp};
    4'b0011
    4'b0100
    4'b0110
                 : result =
    4'b0111
                 : result =
    4'b0001,
    4'b0101,
    4'b1101
                 : result = r_shift;
    default
                 : result =
  endcase
```

A Result Mux is used to select output from ALU

### Lab3-2 ALU Function

# + ADD, SUB Operation

```
Operation Decode
39 assign cin = aluop[3] || aluop[1]; // SUB & Compare
40 assign rev = \simaluop[2];
  // if the operation is SUB, invert op2 (adder b) before add operation
47 assign adder A = op1;
48 assign adder B =
51 assign cout, r adder = {1'b0, adder A} + {1'b0, adder B} + cin;
                         ADD & SUB result
                                                          If the operation is
                         are stored in r_adder
                                                          SUB, invert op2
                                                          before add operation
```

### Lab3-2 ALU Function

# + Logic Operation

```
Complete logic operations in here
```


### Lab3-2 ALU Function

# Comparator (SLT & SLTU)


```
COMPARATOR (SLT & SLTU)
                      --> = 2'complement
  // Signed Less Than (SLT)
74 assign r lt =
                                       )?1'b0:
                                       )?1'b1:
               r_adder[31];
78 // Unsigned Less Than (SLTU) : check the carry out on op1-op2
79 assign r ltu = ~cout;
81 // Select output
                         ) ? r_ltu : r_lt;
  assign r comp = (
            Complete Signed Less Than &
            Unsigned Less Than function
```

### Lab3-2 ALU 驗證結果

- Change directory to LAB3\_2
- Create project
- Add alu.v & testbench.sv
- Compile
- Simulate



#### Expected waveform



# Challenge 挑戰題

◆ ALU 在 EX-stage 會需要兩個 operands, opl 和 op2, 而這它們在 decoder 的預設值分別為 PC 和 constant 4, 這是為計算出下一個 Instruction 的地址。ALU 預設運算則

是 ADD。

Instr	OP1	OP2	ALUOP
Default	PC	4	ADD
LUI	0	Imm	ADD
AUIPC	PC	Imm	ADD
JAL	PC	4	ADD
JALR	PC	4	ADD
STORE	PC*	REG[rs2]	ADD
OP	REG[rs1]	REG[rs2]	{funct7[5], funct3}
ОРІММ	REG[rs1]	Imm	{1'b0**, funct3}

這次挑戰題主 要實作部分

# Challenge 挑戰題

◆本次挑戰題希望同學透過助教提供的部分所需的 R-type 和 I-type 指令,來完成 RISC-V 的 Decoder (部分),並學習 RISC-V

ISA 的設計。

21	//======	======	=======			======	======		
22	// R-type								
	//   31					12	11 07		
24 25									
	//   fun	ct/				E3			
		0000			000			0110	
		0000			000			0110	
		0000	shl		001			0110	
		0000	slt		010			0110	
		0000	sltu		011			0110	
		0000			100			0110	
		0000			101			0110	
		0000	shra		101			0110	
		0000			110			0110	
		0000			111			0110	
37	//								
38	// //								
39	// // I-type								
40	//   31		20	19 1	5   14	12	11 07	06	00 I
41	// +							+	
42	//   imm	ediate[1				t3		орсе	
	// +								
44	//								0011
	//								
	//							0010	0011
								0010	0011
					110				
49					111				
50									
51									

這邊可以很清楚發現 I-type 指令需要更多位元數存取 Immediate[11:0] 值。舉例相同 opcode 的 ADD 和 ADDI 的區別可以透過 funct7 的值來做判斷

64	// Ins	funct7	funct3	ALUOP
65				
66	// ADD	0000000	000	0000
67	// ADDI		000	0000
68	// SUB	0100000		1000
69			010	0010
70	// SLTI		010	0010
71	// SLTU	0000000	011	0011
72	// SLTIU		011	0011
73	// XOR		100	0100
74	// XORI		100	0100
75	// OR	0000000	110	0110
76	// ORI		110	0110
77	// AND		111	0111
78	// ANDI		111	0111
79	// SLL	0000000	001	0001
80	// SRL	0000000	101	0101
31	// SRA	0100000	101	1101

The Institute of Computer and Communication Engineering, NCKU

# Challenge 挑戰題

◆ 實作 RISC-V Decoder Module

```
module DECODE (op1, op2, aluop, ins);
            [31:0] ins:
    input
                                                         aluop
    output
            [31:0] op1;
    output
           [31:0] op2;
    output
           [3 :0] aluop;
            [6:0] opcode, funct7;
                                                     Decoder
    wire
                                             ins
                                                                100
    wire
            [4:0] rs1, rs2, rd;
    wire
            [2:0] funct3;
                                                                op2
            [31:0] REG [32];
    гед
    integer i;
    for(i = 0; i < 32; i = i + 1) begin
        REG[i] = i*2;
```


```
assign opcode = ins[6:0];
assign rs1 =
assign rs2 =
assign rd =
assign funct3 =
assign funct7 = ( )?ins[31:25]:7'd0;
assign op1 = REG[rs1];
assign op2 =
assign aluop =
```

請同學透過前面助教提供 的資料, 完成以下 ALU Operation Decode

# Challenge 結果驗證

- Change directory to Challenge
- Create project
- Add files
- Compile
- Simulate

### **Expected waveform**



<b>≨</b> 1 •	Msgs																	
<b>- _</b> /testbench/decode/ins	01	000000	000000	000000	010000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	010000
<b>-</b> 4 /testbench/decode/op1	28	0	24									26		28	26			28
<b>-</b>	24	0	26	15	26		4	26	2	26	1	24	4	24	8	24		
<b></b>	1101	0000			1000	0111		0110		0100		0010		0011		0001	0101	1101
<b></b>	01110	00000	01100									01101		01110	01101			01110
+ -> /testbench/decode/rs2	01100	00000	01101	00000	01101		00000	01101	00000	01101	00000	01100	00000	01100	00000	01100		

# 實驗結報

- 申 結報格式(每組一份)
  - ▶ 封面(第幾組+組員)
  - ▶ 實驗內容(程式碼註解、結果截圖)
  - ▶ 實驗心得
- 申 繳交位置
  - Ftp://140.116.164.225/ port: 21
  - ▶ 帳號/密碼: ca\_lab/Carch2020
  - Deadline: 10/19 18:00pm
- **TA Contact Information:** 
  - ▶ 助教信箱: anita19961013@gmail.com
  - > Lab: 92617
  - Office hour : (Tuesday)8:00pm~10:00pm