Jasper® CDC

NYCU-EE IC LAB FALL 2023

Lecturer: Ting-Yu Chang





Agenda

- Structural Analysis
- Functional Checks

Structural Analysis

Check the circuit structure







In our tcl scripts

Find Schemes


- In this lab, there are two synchronizers you need to design.
 - Handshake
 - FIFO
- Please use the synchronizer we designed to complete your synchronizer.
 - Use NDFF_syn in Handshake to transfer req / ack signal.
 - Use NDFF_BUS_syn in FIFO to transfer gray-coded pointers.
- We have already map the module name to the pre-defined schemes
 - DO NOT change the module name.
- We have already map the signal to the formal signal
 - DO NOT change the signal name.




- We have design the NDFF synchronizer for you.
- This step checks the following structures.
 - ACK_WO_SREQ: This check indicates that the acknowledgment signal in the destination domain is de-asserted before the request signal is de-asserted in the source domain.




DAT_HS_STBL: This check indicates that the data from the sender becomes unstable before it receives an acknowledgment from the receiver.




NAK_WO_SREQ: This check indicates that the receiver asserts a new acknowledgment before a new request is received.



NRQ_WO_DACK: This check indicates that the sender submits a new request before the acknowledgment for the previous transfer is de-asserted.




REQ_NO_HOLD: This check indicates that the request signal is de-asserted before receiving acknowledgment from the destination clock domain.




```
check_cdc -scheme -add fifo -module FIFO_syn -map
```


{{rdata rdata} {wdata wdata} {wptr wptr} {rptr rptr} {wfull wfull} {rempty rempty} {winc winc} {rinc rinc}}




- We have design the NDFF_BUS synchronizer for you.
- This step checks the following structures.
 - **POP_ON_EMTY**: This check indicates that it is possible to read from an empty FIFO.



PSH_ON_FULL: This check indicates that it is possible to write to a full FIFO.




RPT NO GRAY: This check indicates that the gray encoding for the specified read pointer of the



- You should add one more stage of the DFF after the read data output by our dual port SRAM to make sure the data synchronize to read clock domain.
 - Or you will get CDC NO SYNC violation


After Structure Analysis

You may have problems with pairs / schemes / convergence.



After Structure Analysis

You should pass all check for pairs / schemes / convergence.



Functional Analysis

Check the usage of the synchronizers





In our tcl scripts

```
## ------ Functional Checks ------ ##

check_cdc -protocol_check -generate
check_cdc -protocol_check -prove
```

Functional Analysis

- In this lab, there are two synchronizers you need to design.
 - Handshake
 - MUX_PULSE
 - FIFO
- You must abide by these synchronizer usage rules.
- In this step, JG will using formal verification to prove your circuit follow the rule (pre-defined assertion) we introduce in structure analysis.
- You will learn the formal verification in the later lab, at that time you will write your own assertion and use JG to prove it.

ACK_WO_SREQ:

- @(posedge u_Handshake_syn.dclk) disable iff (~u_Handshake_syn.rst_n) (u_Handshake_syn.dack)
 && (u_Handshake_syn.dreq) |=> (u_Handshake_syn.dack)
- At every positive edge of the dclk clock signal, if the reset RST_N is high, then if the dack and dreq is high at the destination domain, dack must be high at the next cycle.

DAT_HS_STBL:

- @(posedge u_Handshake_syn.dclk) disable iff (~u_Handshake_syn.rst_n) (u_Handshake_syn.dreq &&
 !(u_Handshake_syn.dack)) |=> \$stable(u_Handshake_syn.din)
- At every positive edge of the dclk clock signal, if the reset RST_N is high, and if the dreq is high and dack is low at the destination domain, then din must be stable at the next cycle.

NAK_WO_SREQ:

- @(posedge u_Handshake_syn.dclk) disable iff (~u_Handshake_syn.rst_n) !(u_Handshake_syn.dack)
 && !(u_Handshake_syn.dreq) |=> !(u_Handshake_syn.dack)
- At every positive edge of the dclk clock signal, if the reset RST_N is high, then if the dack and dreq is low at the destination domain, dack must be low at the next cycle.

NRQ_WO_DACK:

- @(posedge u_Handshake_syn.sclk) disable iff (~u_Handshake_syn.rst_n) (!(u_Handshake_syn.sreq)
 && u_Handshake_syn.sack) |=> !(u_Handshake_syn.sreq)
- At every positive edge of the sclk clock signal, if the reset RST_N is high, and if the sreq is low and sack is high at the source domain, then sreq must be low at the next cycle.

REQ_NO_HOLD:

- @(posedge u_Handshake_syn.sclk) disable iff (~u_Handshake_syn.rst_n) (u_Handshake_syn.sreq &&
 !(u_Handshake_syn.sack)) |=> (u_Handshake_syn.sreq)
- At every positive edge of the sclk clock signal, if the reset RST_N is high, then if the sreq is high and sack is low at the source domain, sreq must be high at the next cycle.

POP_ON_EMTY:

- @(posedge u_FIFO_syn.rclk) u_FIFO_syn.rinc |-> !(u_FIFO_syn.rempty)
- At every positive edge of the rclk clock signal, if rinc is high, then rempty should be low at that same clock cycle.

PSH_ON_FULL:

- @(posedge u_FIF0_syn.wclk) u_FIF0_syn.winc |-> !(u_FIF0_syn.wfull)
- At every positive edge of the wclk clock signal, if winc is high, then wfull should be low at the same clock cycle.

RPT_NO_GRAY:


- @(posedge u_FIFO_syn.rclk) disable iff (~u_FIFO_syn.rst_n) ##1 \$changed(u_FIFO_syn.rptr) |->
 (\$onehot(u_FIFO_syn.rptr ^ \$past(u_FIFO_syn.rptr)))
- At every positive edge of the rclk clock signal, if the reset rst_n is high, if the rptr changes value in the next clock cycle, then exactly one bit must change in rptr (The result of performing a bitwise XOR between the value of the rptr in the next clock cycle and its value in the current clock cycle must yield a one-hot encoded value.

WPT_NO_GRAY:

- @(posedge u_FIFO_syn.wclk) disable iff (~u_FIFO_syn.rst_n) ##1 \$changed(u_FIFO_syn.wptr) |->
 (\$onehot(u_FIFO_syn.wptr ^ \$past(u_FIFO_syn.wptr)))
- At every positive edge of the wclk clock signal, if the reset rst_n is high, if the wptr changes value in the next clock cycle, then exactly one bit must change in wptr

After Functional Analysis

You should pass all check for Functional / Metastability.



Summary

There should be no error message in console. session 0 🖅 - 🕦 😉 🔘 MARNING (WCDC241): At least one SDC clock exceeded maximum factor 10 after normalization. The proportions of their periods cannot be kept among their factors. ARNING (WCK028): The clock "clk1" was declared with an absolute factor of 14. The presence of slow clocks - with absolute factor greater than 10 - can cause major performance issues during MARNING (WCK028): The clock "clk3" was declared with an absolute factor of 20. The presence of slow clocks - with absolute factor greater than 10 - can cause major performance issues during [<embedded>] % check cdc -protocol check -generate ARNING (WRS035): The declared reset file does not initialize all flops/latches. Use the command "reset -sequence" or eset files that contain internal signals to avoid spurious counterexamples. If your reset file already contains internal signals use the switch "-include_internal" to reset internal flops/latches. [<embedded>] % check cdc -waiver -prove ARNING (WCDC021): You have not created CDC conditional waiver checks yet; nothing to prove. Run "check_cdc -waiver -add" to manually create conditional waivers. Run "check cdc -waiver -generate" to automatically create conditional waivers. Console Lint Messages Warnings / Errors Proof Messages **Review Violations** ↓D ▼ % | A O O M ▼ Y-Filter on Message No violation message <No rule violation messages> | Violation Key | Violation Type | Check | Tag | Severity | Rule Value | Design Value | Failure Reason | # Pairs | Source Reset Domain | Destination Re Nothing in violations.csv