Intro. to Synopsys Verdi Debug System

Presenter: Jui-Huang Tsai

Advisor: Prof. Chen-Yi Lee

2023.10.04





Outline

- Startup Verdi with Simulation Tool
- Verdi's Feature
 - nTrace
 - nWave
 - nMemory
 - nState





Startup

- ./01_run_vcs_rtl for dumping .fsdb
- ./04_verdi for starting Verdi






Verdi's Features

- RTL debug tool developed by Synopsys, it supports
 - Verilog
 - SystemVerilog
 - o VHDL
- Features
 - nTrace
 - nWave
 - nMemory
 - nState





Startup







nTrace: Show Signal's Value

• Show the value of signal (Command: "x")

```
always@(posedge CLK) begin

if (RST)

c_state <= IDLE; /* initial state */

1->2

else

c_state <= n_state;

end

if (RST)

always@(*) begin

case(c_state)

1->2

IDLE; begin

if (IRST&&!DONE)

0


0
```





nTrace: Signal List













nTrace – Add Value Into Waveform








nWave








nWave - Change Radix of Signal








nWave - 2's Complement











nWave - Highlight Signal



Ver 🔒 CLK









Vector


How do we debug vector signal easier?








nMemory








nMemory (Setting)






Synchronize with waveform

Set value's radix, notation and address radix





nMemory (Sync with Waveform)









Finite State Machine

 How do we show the current state in "readable" format of the reg refered to FSM?





Source:

Finite-state machine - Wikipedia







nState (1/2)















nState (2/2)







Save Session







Conclusion

- nTrace showed the signal value and signal in list
- nWave displayed the waveform of signal
- nMemory eased the pain on observing value of 2d reg
- nState helped us dealing with FSM issues



