{"payload":{"header_redesign_enabled":false,"results":[{"id":"517314618","archived":false,"color":"#C1F12E","followers":1,"has_funding_file":false,"hl_name":"HsuChiChen/ncku-vlsi-circuit-design","hl_trunc_description":"delay estimation, sequencing, power dissipation of digital circuits","language":"Batchfile","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":517314618,"name":"ncku-vlsi-circuit-design","owner_id":74130450,"owner_login":"HsuChiChen","updated_at":"2023-05-28T13:52:45.443Z","has_issues":true}},"sponsorable":false,"topics":["sequencing","analog-design","vlsi-circuits"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AHsuChiChen%252Fncku-vlsi-circuit-design%2B%2Blanguage%253ABatchfile","metadata":null,"csrf_tokens":{"/HsuChiChen/ncku-vlsi-circuit-design/star":{"post":"ImS80iol6gq9DLpNIG1aUUmMrsoDHywFNQHVw0D8SNXIyLl00KlNbWuK2waqMA8rgNKtQvyWwJmrlv1ti7T9eA"},"/HsuChiChen/ncku-vlsi-circuit-design/unstar":{"post":"nTcwHiZDdJhW39VNCJylApziBCkwe2Hm96N4zHlCohdJ6MRIK4zRgsM_0k6dHlth4kbwifooN-ot_BTVqeLV0w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"pjpgRGlF74pz1Xoi0uKpOKYTVefWs4YKgZ1Bvh5T4uYQ9YDJoPhZPixXJKl1SDLX3HoSaZCqeAWab9Dkk5dxiA"}}},"title":"Repository search results"}