Report

1. Core to IO boundary :



2. Core Ring :





3. Post-Route setup time analysis :



```
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 8904.
Total number of fetched objects 8904
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 8883,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2339.57 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2339.57 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:47.1 mem=2339.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.730  |  0.730  |  1.866  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   371   |   281   |   370   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.682%
       (126.814% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 21.42 sec
Total Real time: 24.0 sec
Total Memory Usage: 2331.703125 Mbytes
Reset AAE Options
*** timeDesign #1 [finish] : cpu/real = 0:00:21.4/0:00:23.9 (0.9), totSession cpu/real = 0:00:47.9/0:04:42.5 (0.2), mem = 2331.7M
innovus 1>
```

4. **Post-Route hold time analysis :**



5. **DRC result :**



6. LVS result :



7. Post Layout simulation result :



8. **Power result :**



9. **IR Drop Results :**

增加 power ring 與 power stripe 的數量來降低 IR drop 的程度