NCTU-EE IC LAB - Fall 2021

Lab07 Exercise

Design: Cross Domain Clock (CDC)

Data Preparation


- 1. Extract test data from TA's directory:
 - % tar xvf ~iclabta01/Lab07.tar
- 2. The extracted LAB directory contains:
 - a. 00 TESTBED
 - b. 01 RTL
 - c. **02** SYN
 - d. **03 GATE**

Basic Concept

This lab will give you a basic concept about cross domain clock and Cyclic redundancy check(CRC).

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data. Blocks of data entering these systems get a short check value attached, based on the remainder of a **polynomial division** of their contents. On retrieval, the calculation is repeated and, in the event the check values do not match, corrective action can be taken against data corruption.

Generate CRC



Example for generate the CRC:

The polynomial for the standard is $x^3 + x + 1$

message: 1 0 1 0

The degree of polynomial is 3, so we attach extra 3 zero to message

1010000

The dividend is 1 0 1 0 0 0 0

The divisor is the coefficient of polynomial: 1 0 1 1

Here we replace the subtraction to XOR when we do division.

Finally, we get our CRC code in remainder: 0 1 1, so codeword is 1 0 1 0 0 1 1

Example for detecting the existence of error:

The polynomial for the standard is $x^3 + x + 1$

Received data: 1 0 1 0 0 1 1

We divide received data by polynomial to check whether is zero or not.

If the remainder is zero, we pass CRC check, otherwise we fail.

The dividend is 1 0 1 0 0 1 1

The divisor is the coefficient of polynomial: 1 0 1 1

The remainder is zero, so we pass CRC check.

Design Description

In this lab, you are asked to implement a design called CDC. CDC will receive 1'b mode signal, 1'b CRC signal and [59:0] message signal, and the functions are as below

We are going to implement **CRC-8-Dallas/Maxim and CRC-5-CCITT.** CRC-8 Dallas/Maxim has the polynomial $x^8 + x^5 + x^4 + 1$, and CRC-5-CCITT standard has the polynomial $x^5 + x^3 + x + 1$.

- If mode = 1'b0 & CRC=1'b0, you should generate 52 bits CRC for the lower 52 bits message signal ([51:0]) and the upper 8 bit signal will be all zeros ([59:52]). Finally, you should output a 60 bit codeword.
- If mode = 1'b0 & CRC=1'b1, you should generate 55 bits CRC for the lower 55 bits message signal ([54:0]) and the upper 5 bit signal will be all zeros ([59:55]). Finally, you should output a 60 bit codeword.
- If mode = 1'b1, you should check CRC for the 60 bits message signal. If CRC check pass, you should output all zeros. Otherwise, you should output all ones.

If CRC = 1'b0, you should compute for CRC-8-Dallas/Maxim $(x^8 + x^5 + x^4 + 1)$. If CRC = 1'b1, you should compute for CRC-5-CCITT $(x^5 + x^3 + x + 1)$.

On the other hand, there will be three clock domain in this design. Two of them are for the IO clock speed. The input pattern will be triggered by clock 1, which is 14.1ns and the output pattern will be triggered by clock 3, which is 2.7ns. The last clock signal is designed for computation which is clock 2 that is 2.5ns.

You can follow the instruction below to finish your design, in general, you should use the fastest clock to implement your CRC

The design is already divided the into three modules, you should write your design and synchronizer in the three modules and send the signal to other modules through the ports provided by TA.

1. CLK 1 MODULE: INPUT pattern:

- A. Receive: mode, CRC type and message
- B. Clock period is 14.1ns (additional clk 2 = 2.5ns for synchronizer)


2. CLK 2 MODULE CRC:

- A. CRC module
- B. Clock period is **2.5ns** (additional clk_3 = 2.7ns for synchronizer)

3. CLK_3_MODULE OUTPUT pattern:

- A. Output: out
- B. Clock period is 2.7ns

The block diagram of this lab is shown below:



Inputs

I/O	Signal name	Bits	Description
Input	clk_1	1	Positive edge trigger clock by clock 1 with clock
		Λ	period 14.1ns
			(sent into CLK_1_MODULE)
Input	clk_2	1	Positive edge trigger clock by clock 2 with clock
			period 2.5ns
			(sent into CLK_1_MODULE)
			(sent into CLK_2_MODULE)
Input	clk_3	1	Positive edge trigger clock by clock 3 with clock
			period 2.7ns
			(sent into CLK_2_MODULE)
			(sent into CLK_3_MODULE)
Input	rst_n	1	Asynchronous reset active low reset
			(sent into all three modules)
Input	in_valid	1	mode, message are valid when in_valid is high
			This signal is trigger by clk_1 for one cycle
			(sent into CLK_1_MODULE)

Input	CRC	1	If CRC=0, compute for polynomial $x^8 + x^5 + x^4 + 1$
			If CRC=1, compute for polynomial $x^5 + x^3 + x + 1$.
			(sent into CLK_1_MODULE)
Input	mode	1	This signal is trigger by clk_1 for one cycle
			(sent into CLK_1_MODULE)
Input	message	60	In mode 0 & CRC 0, [51:0] signal represent un-
			coded signal. [59:52] signal will remain zeros.
			In mode 0 & CRC 1, [54:0] signal represent un-
			coded signal. [59:55] signal will remain zeros.
			In mode 1, [59:0] signal represent the coded signal.
			(sent into CLK_1_MODULE)

Outputs

I/O	Signal name	Description equation ()
output	out_valid	Should be set to low after reset and not be raised when in_valid is high. Should set to high when your out is ready (output form CLK_3_MODULE)
output	out	out is synchronous to the positive edge of clk_3, and TA's pattern will sample your result at the negative edge of clk_3 should not raised more than 1 cycle when you output your answer. Mode 0: out = [59:0] codeword Mode 1: out = 60'b000 ;pass CRC 60'b111 ;fail CRC (output form CLK 3 MODULE)

Specifications

1. Top module name : CDC (File name: CDC.v)

2. Submodule name : CLK_1_MODULE, CLK_2_MODULE, CLK_3_MODULE

(File name: DESIGN_MODULE.v)

3. Input pins : clk_1, clk_2, clk_3, in_valid, mode, message, CRC

Output pins : out_valid, out

4. You can use syn_XOR provided by TA or double flop synchronizer for the synchronizers in your design. You don't need to include syn_XOR.v file or synchronizer.v file by yourself, we have already done that in top module CDC.v.

- 5. It is asynchronous reset and active-low architecture. If you use synchronous reset (considering reset after clock starting) in your design, you may fail to reset signals.
- 6. Input data are synchronous to clk_1, output data are synchronous to clk_3.
- 7. The reset signal (rst_n) would be given only once at the beginning of simulation. All output signals should be reset after the reset signal is asserted.
- 8. The out should be correct when out valid is high.
- 9. The out should be reset after your out_valid is pulled down.
- 10. Changing clock period is prohibited.
- 11. Changing top module is prohibited.
- 12. After synthesis, check the "CDC.area" and "CDC.timing" in the folder "Report". The area report is valid only when the slack in the end of "CDC.timing" is **non-negative**.
- 13. The synthesis result **cannot** contain any **latch**(in syn.log).
- 14. The output loading is set to 0.05.
- 15. Output delay is 0.5 * clk 3 Clock Period.
- **16.** Input delay is **12.05**ns.
- 17. You can't have timing violation in gate-level simulation
- 18. You need to write your own .sdc file.
- 19. Your latency should be smaller than 400 cycles in clk 3
- 20. Output should not be raised more than 1 cycle
- 21. The next input pattern will come in 1~3 clk 1 cycles after out valid falls.
- 22. Don't use any wire/reg/submodule/parameter name called *error*, *congratulation*, *latch* or *fail* otherwise you will fail the lab. Note: * means any char in front of or behind the word. e.g: error note is forbidden.
- 23. Don't write chinese comments or other language comments in the file you turned in.
- 24. Verilog commands//synopsys dc_script_begin, //synopsys dc_script_end//synopsys translate_off, //synopsys translate_on Are only allowed during the usage of including and setting designware IPs, other design compiler optimizations are forbidden.
- 25. Using the above commands are allowed, however any error messages during synthesize and simulation, regardless of the result will lead to failure in this lab.

Grading Policy

Function correct 70% (The grade of 2nd demo would be 30% off.)
(Total latency + Input pattern number)* Area 30%(Latency is calculated in clk_3)

Note

Template folders and reference commands:

- 1. 01_RTL/ (RTL simulation) **./01_run**
- 2. 02_SYN/ (Synthesis) **./01_run_dc**

(Check the design which contains latch and error or not in syn.log)

./02_run_pt

(**set_annotated_check** for the first FF of synchronizer)

(Check the design's timing in /Report/ CDC.timing)

- 3. 03_GATE / (GL simulation) **./01_run**
- 4. You can key in ./09_clean_up to clear all log files and dump files in each folder.
- 5. You need to upload your design and CDC.sdc and name them as DESIGN_MODULE_iclabxxx.v and CDC_iclabxxx.sdc to new E3 before Nov. 15th 12:00 pm for 1st demo or before Nov. 17th 12:00 pm for 2nd demo.

Waveform Example

