NCTU-EE IC LAB - Fall 2021

Lab01 Exercise


Design: Supper MOSFET Calculator(SMC)

Data Preparation

- 1. Extract files from TA's directory:
 - % tar xvf ~iclabta01/Lab01.tar
- 2. The extracted LAB directory contains:
 - a. Practice/
 - b. Exercise/

Design Description and Examples

One day after microelectronics class, you are excited about what the professor talked in class, the fantastic characteristics of Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). Therefore, you want to design a Supper MOSFET Calculator to calculate the drain current I_D and transconductance g_m in a short time. Furthermore, you also want to find what if given numerous combinations of width, V_{GS} and V_{DS} , which one could get the maximum value? To satisfy your curiosity, now you are going to conquer this problem.



Before you start your work, here is a quick review of MOS for you.

MOS's modes of operation

The operation of a MOSFET can be separated into four different modes, depending on the voltages at the terminals. Here we consider an NMOS model.

1. Triode region (Linear region)

- ✓ Condition: $V_{GS} V_{th} \ge 0 \&\& (V_{GS} V_{th}) > V_{DS}$
- ✓ Current: $I_D = \frac{1}{2} \mu_n C_{OX} \left(\frac{W}{L} \right) [2(V_{GS} V_{th}) V_{DS} V_{DS}^2] = K_n W [2(V_{GS} V_{th}) V_{DS} V_{DS}^2]$
- \checkmark Transconductance: $g_m = \mu_n C_{OX} \left(\frac{W}{L} \right) V_{DS} = 2K_n W V_{DS}$

2. Saturation region


- \checkmark Condition: $V_{GS} V_{th} \ge 0 \&\& (V_{GS} V_{th}) \le V_{DS}$
- \checkmark Current: $I_D = \frac{1}{2} \mu_n C_{OX} \left(\frac{W}{L} \right) (V_{GS} V_{th})^2 = K_n W (V_{GS} V_{th})^2$
- \checkmark Transconductance: $g_m = \mu_n C_{OX} \left(\frac{W}{I} \right) (V_{GS} V_{th}) = 2K_n W (V_{GS} V_{th})$

3. Subthreshold region (cut-off) Integration


- ✓ Condition: $V_{GS} V_{th} < 0$
- ✓ Current: $I_D \propto e^{V_{GS}}$ (behavior like BJT, very small current)
- ✓ Will not happen in this lab since V_{GS} is range from 1~7 which won't smaller than $V_{th} = 1$

4. Deep triode region

- \checkmark Condition: $V_{GS} V_{th} \ge 0 \&\& 2(V_{GS} V_{th}) \gg V_{DS}$
- \checkmark Current: $\mu_n C_{OX} \left(\frac{W}{I} \right) \left[(V_{GS} V_{th}) V_{DS} \right]$
- ✓ Will not happen in this lab (since V_{DS} is range from 1~7 which is not negligible level.)



Linear operating region (ohmic mode)



Saturation mode at point of pinch-off

Saturation mode

- To simplify calculation, we assume $K_n = \frac{1}{2}\mu_n C_{OX}\left(\frac{1}{L}\right) = \frac{1}{3}$, $V_{th} = 1$ in this lab
- Also, we don't consider body effect and channel length modulation in this lab.
- No need to consider fixed-point division, round-down to integer only.


✓ Description of this lab

> Input:

You will receive a sequence with 6 combinations of width, V_{GS} and V_{DS} , each input value would range from $1\sim7$ (3 bit). Each name is as following.

- > W_0, V_GS_0, V_DS_0
- > W 1, V GS 1, V DS 1
- **>** ...
- > W_5, V_GS_5, V_DS_5

Also, you will receive 2-bits mode code. In this lab, one bit **mode[0]** indicates that you would calculate whether the drain current or the transconductance. And, another one bit **mode[1]** shows that your output should be largest or smallest value.



Calculate

You need to determine which mode would the MOS operate based on the given V_{GS} and V_{DS} . Next, you should calculate the drain current or the transconductance with corresponding equation. Below is the equation you would use in this lab.

- $ightharpoonup If(V_GS_n-1>V_DS_n)$ // Triode mode
 - $I_{D_n} = K_n W[2(V_{GS} V_{th})V_{DS} V_{DS}^2] = \frac{1}{3} \{ W[2(V_{GS}_n 1)V_{DS}_n V_{DS}_n^2] \}$
 - $ho g_{m_n} = 2K_nWV_{DS} = \frac{2}{3}[WV_DS_n]$
- ➤ If (V_GS_n-1 <= V_DS_n) // Saturation mode
 - $ightharpoonup I_{D_n} = K_n W (V_{GS} V_{th})^2 = \frac{1}{3} [W (V_{GS}_n 1)^2]$
 - ho $g_{m_n} = 2K_nW(V_{GS} V_{th}) = \frac{2}{3}[W(V_{GS}_n 1)]$

For example, $V_{GS} = 3$ and $V_{DS} = 1 = > (3 - 1) > 1$, which means that you need to use I_D or g_m equation in triode mode. Assume W = 7, and thus, you would get

$$> I_{D_n} = \frac{1}{3} \{ W [2(V_GS_n - 1)V_DS_n - V_DS_n^2] \} = \frac{1}{3} * 7 * [2(3-1)*1 - 1^2] = 7$$

$$ho$$
 $g_{m_n} = \frac{2}{3}[WV_DS_n] = \frac{2}{3}[7*1] = 4$

> Round-down the answer if it is not integer

Another example, $V_{GS} = 3$ and $V_{DS} = 5 => (3-1) \le 5$, which means that you need to use I_D or g_m equation in saturation mode. Assume W = 7, and thus, you would get

$$I_{D_n} = \frac{1}{3} [W(V_GS_n - 1)^2] = \frac{1}{3} [7 * (3 - 1)^2] = 9$$

$$\Rightarrow$$
 $g_{m_n} = \frac{2}{3}[W(V_GS_n - 1)] = \frac{2}{3}[7*(3-1)] = 9$

> Round-down the answer if it is not integer

> Sort

After calculation, you would have $I_{D_0} \sim I_{D_5}$ or $g_{m_0} \sim g_{m_5}$. To find the maximum and minimum total current or transconductance, now you need to preprocess your result according to $\mathbf{mode[0]}$ code. If $\mathbf{mode[0]} == \mathbf{1^*b1}$, you would sort the sequence $I_{D_0} \sim I_{D_5}$ as new sequence $n_0 \sim n_5$. As for $\mathbf{mode[0]} == \mathbf{1^*b0}$, you would sort the sequence $g_{m_0} \sim g_{m_5}$ as new sequence $n_0 \sim n_5$. Notice that n_0 is the largest one, and n_5 is the smallest one.

For instance, **mode[0]** == **1'b1**, now your own $\{I_{D_0}, ..., I_{D_5}\} = \{25,33,27,5,6,0\}$, then after sorting you would get $\{n_0, ..., n_5\} = \{33,27,25,6,5,0\}$

Another example, $\mathbf{mode[0]} == \mathbf{1^{\circ}b0}$, now your own $\{g_{m_0}, ..., g_{m_5}\} = \{11,5,27,10,3,1\}$, then after sorting you would get $\{n_0, ..., n_5\} = \{27,11,10,5,3,1\}$

> Calculate & Output

 \rightarrow mode[0] = 1

$$\triangleright$$
 Larger: $I_{total} = 3 * n_0 + 4 * n_1 + 5 * n_2 \pmod{[1]} = 1$

> Smaller:
$$I_{total} = 3 * n_3 + 4 * n_4 + 5 * n_5 \pmod{[1]} = 0$$

 \rightarrow mode [0] = 0

> Larger:
$$gm_{total} = n_0 + n_1 + n_2 \pmod{[1]} = 1$$

> Smaller:
$$gm_{total} = n_3 + n_4 + n_5 \pmod{[1]} = 0$$

Example 1:

$$mode = 2'b11, \{n_0, ..., n_5\} = \{33,27,25,6,5,0\}$$

out_n = $I_{total} = 3 * 33 + 4 * 27 + 5 * 25 = 10'd214$

Example 2:

$$mode = 2'b00, \{n_0, ..., n_5\} = \{27,11,10,5,3,1\}$$

out_n = $gm_{total} = 5 + 3 + 1 = 10'd9$

The summary of the description and specifications are as followings:

Input Signal	Bit Width		Description	n
W_0, V_GS_0, V_DS_0	3 / per signal		ranged from 1	
W_1, V_GS_1, V_DS_1	3 / per signal		ranged from 1	
W_2, V_GS_2, V_DS_2	3 / per signal		ranged from 1	
W_3, V_GS_3, V_DS_3	3 / per signal	stem Integr	ranged from 1	
W_4, V_GS_4, V_DS_4	3 / per signal	Imple	ranged from 1 unsigned inte	
W_5, V_GS_5, V_DS_5	3 / per signal	Multimedia Wireles	ranged from 1 unsigned inte	
mode	2	mode [0]:	e encode as follo 1: current, 0: tra]: 1: larger eq.,	ansconductance

Output	Bit	Description	
Signal	Width		
out_n	10	The answer. Ranged from 0~1023	

Inputs

- 1. The input signals W n, V GS n, V DS n, for n = 0~5, are 3-bit inputs
- 2. The input signal mode is a 2-bit input indicates whether to do the operations and which equation to use to get the final result.


Outputs

The output signal **out_n** is a unsigned number ranged from **0~1023**. This represents the correct result.

Specifications

- 1. Top module name : SMC(File name: SMC.v)
- 2. Don't use any wire/reg/submodule/parameter name called *error*, *congratulation*, *latch* or *fail* otherwise you will fail the lab. Note: * means any char in front of or behind the word. e.g: error_note is forbidden.
- 3. Don't write Chinese comments or other language comments in the file you turned in.
- 4. Any error messages during synthesize and simulation, regardless of the result will lead to failure in this lab.
- 5. Any form of display or printing information in verilog design is forbidden. You may use this methodology during debugging, but the file you turn in should not contain any coding that is not synthesizable.
- 6. After synthesis, check the "SMC.area" and "SMC.timing" in the folder "Report". The area report is valid only when the slack in the end of "SMC.timing" is "MET".
- 7. The synthesis result **cannot** contain any **latch**. **Note:** You can check if there is a latch by searching the keyword "Latch" in 02_SYN/syn.log

Block Diagram



Grading Policy

The performance is determined by the area of your design. The less area your design has, the higher grade you get. Try to reach better performance by thinking your architecture before coding.

Function Validity: 70% Performance: area 30%

If you fail Lab1 at first demo, and pass at second demo, you will get 30% off of your original score. Get no score if you fail both first and second demo. Note that you will get 0 score if you are found plagiarism at your code.

Note

1. Please upload the following file on e3 platform before 12:00 at noon on Sep. 27:

SMC_iclab???.v (?? is your account no.)

Ex: SMC_iclab099.v

If your file violates the naming rule, your will lose 5 point.

Be careful about all detail!

2. Template folders and reference commands:

In RTL simulation, the name of template folder and reference commands is:

01 RTL:

"./01 run"

02_SYN/ (Synthesis):

./01_run_dc

(Check latch by searching the keyword "Latch" in 02 SYN/syn.log)

(Check the design's timing in /Report/ SMC.timing)

(Check the design's area in /Report/ SMC.area)


03_GATE/:

./01_run

You can key in ./09_clean_up to clear all log files and dump files in each folder

Example Waveform

Input and output signal:



Hint

Hint1: Try to use **behavior modeling description** instead of gate level description.

Hint2: Try to use **submodule** rather than copy and paste to simply your design. (not necessary in this lab)

```
// -----
// Example for using submodule
// BBQ bbq0(.meat(meat_0), .vagetable(vagetable_0), .water(water_0),.cost(cost[0]));
// -------
```

Hint3: Try to think if there is any possible **hardware** that can be **shared** with different mode operation. You can use command dc_shell-gui to examine your design.(not necessary in this lab)

Hint4: Pattern provided by TA will cover only some simple cases, you can try to write your own input / output file by yourself. Here is the format how TA will read in PATTERN:

```
/* input.txt format
1. [PATTERN_NUM]

repeat(PATTERN_NUM)
    1. [mode]
    2. [W_0 V_GS_0 V_DS_0]
    3. [W_1 V_GS_1 V_DS_1]
    4. [W_2 V_GS_2 V_DS_2]
    5. [W_3 V_GS_3 V_DS_3]
    6. [W_4 V_GS_4 V_DS_4]
    7. [W_5 V_GS_5 V_DS_5]

*/

/* output.txt format
1. [out_n]
```

You can check input.txt and PATTERN.v in 00_TESTBED as a reference, and choose to write either c++/python or Verilog code for generating corner cases.