

# Low Power Design


NCTU-EE ICLab Fall-2021



Lecturer : Shao Wen, Cheng

# Why Low Power?

- **Power↑ → Temperature↑ → Safety↓**
- **May lead to permanent damage to the chip**
- **Portable device require low power**



# Outline

## ■ Power Dissipation

- Static Power Dissipation
- Dynamic Power Dissipation

## ■ Low Power Design Introduction

## ■ Static Power Reduction

- Multi Threshold Voltage

## ■ Dynamic Power Reduction

- Multi Voltage
- Power Gating
- RTL and Architecture Design Techniques
- Clock gating

## ■ Reference



# Outline

## ■ Power Dissipation

- Static Power Dissipation
- Dynamic Power Dissipation

## ■ Low Power Design Introduction

## ■ Static Power Reduction

- Multi Threshold Voltage

## ■ Dynamic Power Reduction

- Multi Voltage
- Power Gating
- RTL and Architecture Design Techniques
- Clock gating

## ■ Reference



# Power Dissipation


➤  $P_{\text{total}} = P_{\text{static}} + P_{\text{dynamic}}$

➤ **Static power ( $P_{\text{static}}$ )**

- $P_{\text{static}} = I_{\text{leakage}} * V_{\text{dd}}$ 
  - $I_{\text{leakage}}$ : leakage current

➤ **Dynamic power (dominated)**


- $P_{\text{dynamic}} = p_t * (P_{\text{sw}} + P_{\text{sc}})$ 
  - $p_t$ : Switching Probability of one clock cycle
- **Switching power ( $P_{\text{sw}}$ )**
  - Charging and discharging parasitic capacitance
- **Short circuit power ( $P_{\text{sc}}$ )**
  - Direct path between  $V_{\text{dd}}$  and GND when switching



# Static Power Dissipation

## ➤ Caused by leakage current

- **Sub-threshold current**
  - Dominate the leakage current
  - Increase with temperature
- **Reverse leakage current**
  - Happen when device is reverse biased
  - Increase with temperature
- **Gate Leakage current**
  - Increase with  $V_{dd}$



- I1-Reverse Bias p-n Junction Leakage  
I2-Sub Threshold/ Weak Inversion Current  
I3-Gate Leakage, Tunneling Current through Oxide  
I4-Gate Current due to hot carrier Injection  
I5-Gate Induced Drain Leakage(GIDL)



## ➤ How to minimize static power?

- Reduce voltage supply (**Process dependent**)
- In general: the leakage current can't be changed if process and cells are decided

# Dynamic Power Dissipation

➤  $P_{\text{dynamic}} = p_t * (P_{\text{sw}} + P_{\text{sc}})$

- **pt : Switching Probability**
- **$P_{\text{sw}} = C_L * V_{\text{dd}}^2 * f_p$** 
  - Charge and discharge the loading capacitive
- **$P_{\text{sc}}$ : Short circuit power**
  - Both NMOS and PMOS are turned on



➤ **How to minimize dynamic power?**

- Reduce  $V_{\text{dd}}$  (*process dependent*)  $\rightarrow P_{\text{sw}}$  &  $P_{\text{sc}}$
- Reduce parasitic capacitance  $\rightarrow P_{\text{sw}}$
- Reduce the overlap time of PMOS and NMOS turn-on time, i.e., keep the input signal rise/fall time the same  $\rightarrow P_{\text{sc}}$
- Reduce unnecessary switching activities  $\rightarrow P_t$ 
  - Gated clock (Turn off unused circuits)



# Outline


- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage
- Dynamic Power Reduction
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference





# Low Power Design Methodologies

## ➤ Where to reduce?



REF: H. Mizas, D. Soudris, S. Theoharis, G. Theodoridis, A. Thanailakis, and C.E. Goutis, "Structure of the Low-Power Design Flow, " 25/6/1998.



# Outline

- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- **Static Power Reduction**
  - Multi Threshold Voltage
- Dynamic Power Reduction
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference




# Multi Vt

## ➤ Current of MOS:

$$I_{sub} = I_s \cdot e^{\frac{q(V_{GS} - V_T - V_{offset})}{nKT}} \left(1 - e^{\frac{-qV_{DS}}{KT}}\right)$$

$$P_{static} \approx I_{sub} V_{DD}$$



**$V_t \downarrow, I_{sub} \uparrow, I_{ds} \uparrow, \text{speed} \uparrow, \text{delay} \downarrow$**




# V<sub>t</sub> Scaling

## ➤ As V<sub>t</sub> decrease, sub-threshold leakage increases

- approaching 10% in 0.18 um technology
- $V_t \downarrow$ ,  $I_{DS\_sub} \uparrow$ ,  $I_{D(SAT)} \uparrow$

Active Power vs V<sub>dd</sub> at Constant Frequency



The x-axis represents the supply voltage required maintain the device at a fixed frequency, while allowing the threshold voltage to vary to meet the fixed frequency specification.

# Vt Scaling

- When Power is a concern : High Vt logic gate
- When Delay time is a concern : Low Vt logic gate




Figure 2-5 Leakage vs. Delay for a 90nm Library



# Outline

- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage
- **Dynamic Power Reduction**
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference




# Multi Voltage

## ➤ Dynamic Power:

$$P_{dyn} = \underbrace{(C_{eff} \cdot V_{dd}^2 \cdot f_{clock})}_{\text{Switching power}} + \underbrace{(t_{sc} \cdot V_{dd} \cdot I_{peak} \cdot f_{clock})}_{\text{Short circuit power}}$$


- Reducing the Vdd is the most straight forward way to reduce the power.
- However, decreasing Vdd would cause the circuit delay increasing.



\*CMOS example



# Multi Voltage example



- The cache RAMS are run at the highest voltage because they are on the critical timing path.
- The CPU is run at a high voltage because its performance determines system performance.
- The rest of the chip can run at a lower voltage still without impacting overall system performance.





# Multi Voltage Strategies

## ➤ **Static Voltage Scaling (SVS):**

- Different blocks or subsystems are given different, fixed supply voltages.

## ➤ **Multi-level Voltage Scaling (MVS):**

- A block or subsystem is switched between two or more voltage levels.
- Only a few, fixed, discrete levels are supported for different operating modes.


## ➤ **Dynamic Voltage and Frequency Scaling (DVFS):**

- An extension of MVS where a larger number of voltage levels are dynamically switched to follow changing workloads.



# Multi Voltage Strategies

- **Dynamic Voltage and Frequency Scaling (DVFS):**
  - **Compute bound in DVFS**
  - Chips can only work at the region below compute bound.
  - DVFS must adjust vdd first before raising frequency, and drop frequency first before turning down vdd.





# Level Shifter

## ➤ Connecting 2 power domains at different voltage levels can cause design issues


- Timing inaccuracy
- Signals are not propagated

## ➤ A level shifter is required


- High to low
- Low to High




# Level Shifter




# Level Shifter




# Level Shifter



# Level Shifter




# Level Shifter







# Level Shifter




# Level Shifter



# Level Shifter



# Level Shifter



# Outline

- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage
- **Dynamic Power Reduction**
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference



# Power Gating

- The basic idea of power gating is to provide two power modes : A **low power mode** and an **active mode**.
- The goal is to switch between these mode to maximize power savings while minimizing the impact to performance.
- Sleep mode (low power mode) : shut down power to block of logic.




Figure 4-1 Activity Profile with No Power Gating






Figure 4-3 Realistic Profile with Power Gating




# Power Gating example




## Power switching fabric :




## Isolation :




# Power Gating example



## Power switching fabric :




## Isolation :







# Power Gating example




## Power switching fabric :




## Isolation :




# Power Gating example




## Power switching fabric :




## Isolation :




# Power Gating example



**Power switching fabric :**





**Isolation :**




# Retention registers

- States of some registers in shut-down mode need to be preserved
- Retention registers can **store data while in shut-down mode**



# Power Control Sequencing

- Power gating needs a control circuit to schedule the whole procedure.



# Outline

- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage
- **Dynamic Power Reduction**
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference




# Dynamic Power

## ➤ Dynamic Power:

$$P_{dyn} = \underbrace{(C_{eff} \cdot V_{dd}^2 \cdot f_{clock})}_{\text{Switching power}} + \underbrace{(t_{sc} \cdot V_{dd} \cdot I_{peak} \cdot f_{clock})}_{\text{Short circuit power}}$$

- Reducing the Vdd is the most straight forward way to reduce the power.
- However, decreasing Vdd would cause the circuit delay increasing.




\*CMOS example



# Architecture Trade-offs: Power/Frequency/Area

- Trade off clock frequency for area to reduce power.

Consider the following reference design




R: register,  
F1, F2: combinational logic blocks  
(adders, ALUs, etc.)

$C_{ref}$ : average switching capacitance

[A. Chandrakasan, JSSC'92]



# Pipeline



$$f_{pipe} = f_{ref}$$

$$V_{DDpipe} = \varepsilon_{pipe} \cdot V_{DDref}$$


$$C_{pipe} = (1 + ov_{pipe}) \cdot C_{ref}$$

$$P_{pipe} = \varepsilon_{pipe}^2 \cdot (1 + ov_{pipe}) \cdot P_{ref}$$

Shallower logic reduces required supply voltage  
(this example assumes equal  $V_{DD}$  for par / pipe designs)

Assuming  $ov_{pipe} = 10\%$   $P_{pipe} = 0.66^2 \cdot 1.1 \cdot P_{ref} = 0.48 P_{ref}$

# Parallel



$$f_{\text{par}} = f_{\text{ref}}/2$$

$$V_{\text{DD par}} = \epsilon_{\text{par}} \cdot V_{\text{DD ref}}$$

$$C_{\text{par}} = (2 + ov_{\text{par}}) \cdot C_{\text{ref}}$$

Almost cancels

$$P_{\text{par}} = \epsilon_{\text{par}}^2 \cdot \left( \frac{2 + ov_{\text{par}}}{2} \right) \cdot P_{\text{ref}}$$

Assuming  
 $ov_{\text{par}} = 15\%$

$$P_{\text{par}} = 0.66^2 \cdot \frac{2.15}{2} \cdot P_{\text{ref}} = 0.47 P_{\text{ref}}$$

# Outline

- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage
- **Dynamic Power Reduction**
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference






# Dynamic Clock Gating

## ➤ Why do we proceed clock gating

- Reduce the power consumption of registers by **turn off the un-used registers**
- Reduce the clock switching power

## ➤ Methods

- Gated clock, Bypass data.
- Bypass clock, Gated data.




# Dynamic Clock Gating (cont.)

## ➤ Gated clock, bypass data

- For a design on ASIC, we do clock gating to reduce the power consumption.
- Notice that the gated condition should be chosen carefully

Gated clock, Bypass data



```
`ifdef SUPPORT_POWER_DOWN
    wire G_clock;
    wire G_sleep = ~( reset | ctrl1 | (~ctrl2) );
    GATED_OR GATED_G (
        .CLOCK( clock ),
        .SLEEP_CTRL( G_sleep ), // gated clock
        .CLOCK_GATED( G_clock )
    );
`else
    wire G_clock = clock;
`endif


always@(posedge G_clock) begin
    // bypass data
    if (reset) begin
        ..... end
    end else if (ctrl1) begin
        ..... end
    end else if (~ctrl2) begin
        ..... end
end
```

# Dynamic Clock Gating (cont.)

## ➤ Gated clock, bypass data

- For a design on ASIC, we do clock gating to reduce the power consumption.
- Notice that the gated condition should be chosen carefully

Gated clock, Bypass data



```
`ifdef SUPPORT_POWER_DOWN
    wire G_clock;
    wire G_sleep = ~( reset | ctrl1 | (~ctrl2) );
    GATED_OR GATED_G (
        .CLOCK( clock ),
        .SLEEP_CTRL( G_sleep ), // gated clock
        .CLOCK_GATED( G_clock )
    );
`else
    wire G_clock = clock;
`endif

always@(posedge G_clock) begin
    // bypass data
    if (reset) begin
        ..... end
    end else if (ctrl1) begin
        ..... end
    end else if (~ctrl2) begin
        ..... end
    end
```


G\_sleep = 1  
G\_clock = 1  
Clock gated !!

# Dynamic Clock Gating (cont.)

## ➤ Gated clock, bypass data

- For a design on ASIC, we do clock gating to reduce the power consumption.
- Notice that the gated condition should be chosen carefully

Gated clock, Bypass data



```
`ifdef SUPPORT_POWER_DOWN
    wire G_clock;
    wire G_sleep = ~( reset | ctrl1 | (~ctrl2) );
    GATED_OR GATED_G (
        .CLOCK( clock ),
        .SLEEP_CTRL( G_sleep ), // gated clock
        .CLOCK_GATED( G_clock )
    );
`else
    wire G_clock = clock;
`endif


always@(posedge G_clock) begin
    // bypass data
    if (reset) begin
        ..... end
    end else if (ctrl1) begin
        ..... end
    end else if (~ctrl2) begin
        ..... end
end
```

*Annotations:*  
G\_sleep = 0  
G\_clock = clock  
Clock bypass !! (pointing to G\_clock in the always block)

# Dynamic Clock Gating (cont.)

## ➤ Bypass clock, Gated data

- For a design on FPGA, the clock tree is pre-generated. **It is difficult to implement dynamic gated clock scheme.** Thus we do **data gating to minimize signal switching.**
- In order to logic equivalent with dynamic gated clock design, the data gating condition should be same with dynamic gated clock condition.



```
`ifdef SUPPORT_POWER_DOWN
    wire G_clock;
    wire G_sleep = ~( reset | ctrl1 | (~ctrl2)
    );
    wire G_chk_en = G_sleep;
    GATED_OR GATED_G (
        .CLOCK( clock ),
        .SLEEP_CTRL( 1'b0 ),
        bypass clock
        .CLOCK_GATED(G_clock)
    );
`else
    wire G_clock = clock;
`endif

always@(posedge G_clock) begin // gated data
    if ( !G_chk_en) begin
        if (reset) begin
            ..... end
        else if (ctrl1) begin
            ..... end
        else if (~ctrl2) begin
            ..... end
        end
    end
end
```






# Dynamic Clock Gating (cont.)

## ➤ Bypass clock, Gated data

- For a design on FPGA, the clock tree is pre-generated. **It is difficult to implement dynamic gated clock scheme.** Thus we do **data gating to minimize signal switching.**
- In order to logic equivalent with dynamic gated clock design, the data gating condition should be same with dynamic gated clock condition.



```

`ifdef SUPPORT_POWER_DOWN
    wire G_clock;
    wire G_sleep = ~( reset | ctrl1 | (~ctrl2)
    );
    wire G_chk_en = G_sleep;
    GATED_OR GATED_G (
        .CLOCK( clock ),
        .SLEEP_CTRL( 1'b0 ),
        bypass clock
        .CLOCK_GATED(G_clock)
    );
`else
    wire G_clock = clock;
`endif


always@(posedge G_clock) begin // gated data
    if ( !G_chk_en) begin
        if (reset) begin
            ..... end
        else if (ctrl1) begin
            ..... end
        else if (~ctrl2) begin
            ..... end
        end
    end
end
    
```

**G\_sleep = 1**  
**G\_chk\_en = 1**  
**Data gated !!**

# Dynamic Clock Gating (cont.)

## ➤ Bypass clock, Gated data

- For a design on FPGA, the clock tree is pre-generated. **It is difficult to implement dynamic gated clock scheme.** Thus we do **data gating to minimize signal switching.**
- In order to logic equivalent with dynamic gated clock design, the data gating condition should be same with dynamic gated clock condition.



```

`ifdef SUPPORT_POWER_DOWN
    wire G_clock;
    wire G_sleep = ~( reset | ctrl1 | (~ctrl2) );
    wire G_chk_en = G_sleep;
    GATED_OR GATED_G (
        .CLOCK( clock ),
        .SLEEP_CTRL( 1'b0 ),
        bypass clock
        .CLOCK_GATED(G_clock)
    );
`else
    wire G_clock = clock;
`endif


always@(posedge G_clock) begin // gated data
    if ( !G_chk_en) begin
        if (reset) begin
            ..... end
        else if (ctrl1) begin
            ..... end
        else if (~ctrl2) begin
            ..... end
        end
    end
end
    
```

*Annotations:*

- G\_sleep = 0**
- G\_chk\_en = 0**
- Data bypass !!**




# Clock Gating Efficiently Reduces Power



90% of FFs clock-gated.

70% power reduction by clock gating alone.





[Ref: M. Ohashi, ISSCC'02]

© IEEE 2002

# Dynamic Clock Gating (cont.)

- Clock gating can be implemented by **either AND-gating or OR-gating**
- The control signal can only change in specific half cycle
  - For clock rising edge trigger registers design
    - For AND gate, the allow switching cycle is clock at low period.
    - For OR gate, the allow switching cycle is clock at high period.





Timing issue!!







# Dynamic Clock Gating (cont.)

- Clock gating can be implemented by either AND-gating or OR-gating
- The control signal can only change in specific half cycle
  - For clock rising edge trigger registers design
    - For AND gate, the allow switching cycle is clock at low period.
    - For OR gate, the allow switching cycle is clock at high period.





# Dynamic Clock Gating (cont.)

## ➤ The method of avoid glitch



# Dynamic Clock Gating (cont.)


## ➤ The method of avoid glitch



# Dynamic Clock Gating (cont.)

## ➤ OR-gating is better

- **OR-gating consumes less power** than AND-gating
  - For OR-gating, the gated clock is tied at high when the register is turned off.
  - No matter data is toggling, the first latch circuits will not be toggled.
  - For AND-gating, the gated clock is tied at low when the register is turned off.
  - The **first latch circuits** will consume power as data input is switching.
- The gating control signals should be generated from clock rising edge
- flip-flops → stable gating the clock as clock high period
  - Consistent with original clock rising edge trigger registers design
  - It is easier for timing control and analysis






# Dynamic Clock Gating (cont.)


## ➤ Notes

- Writing OR gate in a single module can prevent the OR gate from being optimized with other logics during the synthesis




# Clock Gating

- Power Saving



- Simpler skew management, less area.



- Keep the gates close to the registers. This allows for a fine-grain control on what to turn off and when. It comes at the expense of a more complex skew control and extra area.
- Move the gating devices higher up in the tree, which has the added advantage that the clock distribution network of the sub-tree is turned off. Modules cannot be turned off as often.

# Reference

- Prof. S.J. Jou, “Low-Power Digital-IC”, The lecture note of DIC, 2014.
- S. S. Wang, “Logic Synthesis with Design Compiler”, The lecture of CIC course training, August 2008.
- M. Keating, D. Flynn, R. Aitken, A. Gibbons, K. shi, “Low Power Methodology Manual”.
- Arman Vassighi, Manoj Sachdev, “Thermal Runaway in Integrated Circuits” , June 2006.



# Introduction to Power Simulation by Using **PrimeTime**

NCTU-EE ICLab Fall-2021



Lecturer : Shao Wen, Cheng

# Outline


- **Start PrimeTime**
- **Simulation Flow of PrimeTime**
  - Phase 1 -- relative file preparation
  - Phase 2 -- power analysis
- **Reports Analysis**
- **A Power Analysis Script Example**



# Start PrimeTime

- Interfaces of PrimeTime
  - Command-line interface
  - **pt\_shell**
  - Graphical user interface
  - **pt\_shell -gui**

pt\_shell>



# Start PrimeTime (cont.)


- PrimeTime supports command in tcl mode
  - Tcl : tool command language (tcl) has a straightforward syntax.
- Start using PrimeTime
  - Start pt\_shell (the PrimeTime command-line interface)
    - Command : `pt_shell`
  - Start PrimeTime graphical user interface (GUI)
    - Command : `pt_shell -gui`
  - Run scripts in pt\_shell gui
    - Command : `source filename.tcl`
  - Get command help
    - Command : `man command_name`
  - Exit PrimeTime
    - Command : `exit`



# Simulation Flow


## Value Change Dump

### VCD Flow



## Switching Activity Interchange Format

### SAIF Flow



### Vector-free Flow




Figure 4: Power Analysis Flows.

**VCD file** : Contains value changes of a signal.  
i.e. at what times signals changes their values.

**SAIF file** : contains toggle counts and time information like how much time a signal was in 1 state, 0 state , x state.

It contains cumulative information of vcd.



# Simulation Flow (cont.)

- PrimeTime's simulation flow contains two phases
  - Phase 1 -- relative file preparation
    - Technology library
    - Gate-level netlist
    - Switching activity file (Value Change Dump file or FSDB file)
    - Synopsys design constraint (SDC file)
    - Standard delay format (SDF file)
    - Parasitic file ( after APR ) (RSPF, SPEF, or DSPF file)
  - Phase 2 -- power analysis
    - Specify search path and link libraries
    - Read design and link design
    - Read switching activity file
    - Set transition time and annotate parasitics
    - Generate power report



# Simulation Flow : Phase 1

## ➤ Phase 1 -- related files preparation

### — Technology library

- The file contains library cells, which has timing, power and characterization information.
- Internal and leakage power are in the library
- The library used for power analysis should be the same with the library used for synthesis
- The technology libraries are provided by foundry, and are specified in the startup file.



# Simulation Flow : Phase 2

## ➤ Phase 2 -- power analysis

### — Specify search path

- Search path is a list of directories for PrimeTime to read design and library files
- Command : `set search_path { absolute_path or relative_path }`
  - ◆ Example : `set search_path { ./library ./source_code }`

### — Specify link library

- The `link_library` variable specifies where and in what order PrimeTime looks for design files and library files for linking the design
- Command: `set link_library { * library_name }`
  - ◆ Use an asterisk (\*) to make PrimeTime search for designs in memory
  - ◆ Example : `set link_library { * slow.db }`



# Simulation Flow : Phase 2 (cont.)

## — Read design

- The design for power analysis must be a structural, fully mapped gate-level netlist.
- The netlist cannot contain any high-level constructs
- Command : `read_verilog file_names`
  - ◆ Example : `read_verilog CHIP.v`

## — Set current design

- Before link design, specify the current design first
- Command : `current_design design_name`
  - ◆ Example : `current_design YOUR_DESIGN`

## — Link design

- Resolve references in a design
- Command : `link_design [design_name]`
  - ◆ `design_name` : specify design name to be linked. (Default is current design)
  - ◆ Example : `link_design`



# Simulation Flow : Phase 2 (cont.)

## — Read switching activity file

- The switching activity information used for power calculation is in the VCD or FSDB format generated and dumped out from the simulation
- Command : `read_vcd [-strip_path strip] file_name`
  - ◆ `[-strip_path strip]` : specifies a path prefix that is to be stripped from all the object names read from the VCD file or FSDB file
  - ◆ **PrimeTime will transform FSDB file into VCD file automatically**
  - ◆ Example : if the VCD or FSDB file is generated from module TESTBED and the instance name of the design is I\_YOUR\_DESIGN  
→ `read_vcd -strip_path TESTBED/I_YOUR_DESIGN CHIP.vcd`

## — Read design constraint file

- It is unnecessary to re-specify design constraints. Designer can simply include the SDC file generated during synthesis
- Command : `read_sdc [-syntax_only] file_name`
  - ◆ `[-syntax_only]` : only process the syntax check of SDC file
  - ◆ Example : `read_sdc CHIP.sdc`



# Simulation Flow : Phase 2 (cont.)

## — Annotate delay information

- Designer can include the delay information generated during synthesis
- Command: `read_sdf [-load_delay net | cell] [-syntax_only] file_name`
  - ◆ `[-load_delay net | cell]` : indicate whether load delays are included in net delays or in cell delays
  - ◆ `[-syntax_only]` : only process the syntax check of SDC file
  - ◆ Example : `read_sdf -load_delay net CHIP.sdf`

## — Set transition time

- PrimeTime uses the transition time defined at each input port to calculate the cell power consumption and transition times for the following logic stages
- Command : `set_input_transition transition_time port_list`
  - ◆ Example : `set_input_transition 0.1 [all_inputs]`



# Simulation Flow : Phase 2 (cont.)

## – Generate power waveforms

- To save the power values over time, designer can make PrimeTime stores the power for every event within a given time interval in a waveform file.
- Command : `set_power_analysis_options -waveform_interval [-format fsdb | out] [-file file_prefix]`
  - ◆ `waveform_interval` : specify the sampling interval for power calculation (unit : ns)
  - ◆ `[-file file_prefix]` : set the prefix for the output files (default : PrimeTime)
  - ◆ `[-format fsdb | out]` : specify the waveform format
    - » `fsdb` : PrimeTime default value, can be viewed by nWave
    - » `out` : PrimeTime will output a text .out file
    - » `rpt` : PrimeTime does not output waveform, but display peak power in .rpt file
  - ◆ Example : `set_power_analysis_options -waveform_interval 1 -waveform_format out -waveform_output vcd`


**Will create file “vcd.out”**



# Simulation Flow : Phase 2 (cont.)

## – Generate power waveforms

- To save the power values over time, designer can make PrimeTime stores the power for every event within a given time interval in a waveform file.
- Command : `set_power_analysis_options -waveform_interval [-file file_prefix] [-format fsdb | out]`
  - ◆ -waveform\_output fsdb example





# Simulation Flow : Phase 2 (cont.)

## — Generate default power reports

- PrimeTime can generate a wide range of reports that provide information about the power consumption
- Command : `report_power [-file file_prefix] [-leaf] [-nosplit] [-sortby [power | toggle | name]]`
  - ◆ [-leaf] : reports power for leaf instances
  - ◆ [-sortby [power | toggle | name]] : sort the instances in the .rpt file
    - » Power : sort by power values
    - » Toggle : sort by toggle counts
    - » Name : sort by name
  - ◆ [-nosplit] : to prevent line-splitting or section-breaking
  - ◆ Example : `report_power -file CHIP -sortby power -leaf`



# Reports Analysis


## ✓ Default power report analysis

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	( %)	Attrs
clock_network	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
register	2.213e-03	4.254e-05	1.126e-06	2.257e-03	(81.94%)	i
combinational	3.232e-04	1.713e-04	2.802e-06	4.973e-04	(18.06%)	
sequential	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
io_pad	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
-----						
Net Switching Power	=	2.139e-04	( 7.77%)			
Cell Internal Power	=	2.536e-03	(92.09%)			
Cell Leakage Power	=	3.928e-06	( 0.14%)			
Intrinsic Leakage	=	3.928e-06				
Gate Leakage	=	0.0000				
-----						
Total Power	=	2.754e-03	(100.00%)			
X Transition Power	=	2.613e-06				
Glitching Power	=	0.0000				
Peak Power	=	0.0247				
Peak Time	=	114120				



# **Appendix A**

## **Dynamic Clock Gating For Different Syntheses**



# Dynamic Clock Gating (cont.)

## ✓ A general design Verilog coding

- For ASIC synthesis
  - `define FPGA\_SYN 0
  - Bypass data, gated clock
- For FPGA synthesis
  - `define FPGA\_SYN 1
  - Gated data, bypass clk

```
`ifdef SUPPORT_POWER_DOWN
    wire G_clock;
    wire G_sleep = ~( reset | ctrl1 | (~ctrl2) );
    wire G_gated = G_sleep & ~( `FPGA_SYN
    );
    wire G_chk_en = ( `FPGA_SYN == 0 )? 1'b0 :
    G_sleep;
    GATED_OR GATED_G (
        .CLOCK( clock ),
        .SLEEP_CTRL( G_gated ),
        .CLOCK_GATED( G_clock )
    );
`else
    wire G_clock = clock;
    wire G_chk_en = 0;
`endif

always@(posedge G_clock)
begin
    if ( !G_chk_en)
    begin
        if (reset)
        begin
            ..... end
        else if (ctrl1)
        begin
            ..... end
        else if (~ctrl2)
        begin
            ..... end
        end end
end end
```



# Dynamic Clock Gating (cont.)

## ✓ A general design Verilog coding

- For ASIC synthesis
  - `define FPGA\_SYN 0
  - Bypass data, gated clock
- For FPGA synthesis
  - `define FPGA\_SYN 1
  - Gated data, bypass clk

```
`ifndef SUPPORT_POWER_DOWN
    wire G_clock;
    wire G_sleep = ~( reset | ctrl1 | (~ctrl2) );
    wire G_gated = G_sleep & ~( `FPGA_SYN );
    wire G_chk_en = ( `FPGA_SYN == 0 )? 1'b0 : G_sleep;
    GATED_OR GATED_G (
        .CLOCK( clock ),
        .SLEEP_CTRL( G_gated ),
        .CLOCK_GATED( G_clock )
    );
`else
    wire G_clock = clock;
    wire G_chk_en = 0;
`endif

always@(posedge G_clock)
begin
    if ( !G_chk_en )
    begin
        if (reset)
        begin
            ..... end
        else if (ctrl1)
        begin
            ..... end
        else if (~ctrl2)
        begin
            ..... end
        end
    end end
```

**FPGA\_SYN = 0**  
**G\_chk\_en = 0**  
**Data bypass !!**



# Dynamic Clock Gating (cont.)

## ✓ A general design Verilog coding

- For ASIC synthesis
  - `define FPGA\_SYN 0
  - Bypass data, gated clock
- For FPGA synthesis
  - `define FPGA\_SYN 1
  - Gated data, bypass clk

```
`ifdef SUPPORT_POWER_DOWN
    wire G_clock;
    wire G_sleep = ~( reset | ctrl1 | (~ctrl2) );
    wire G_gated = G_sleep & ~( `FPGA_SYN );
    wire G_chk_en = ( `FPGA_SYN == 0 )? 1'b0 : G_sleep;
    GATED_OR GATED_G (
        .CLOCK( clock ),
        .SLEEP_CTRL( G_gated ),
        .CLOCK_GATED( G_clock )
    );
`else
    wire G_clock = clock;
    wire G_chk_en = 0;
`endif


always@(posedge G_clock)
begin
    if ( !G_chk_en )
    begin
        if (reset)
        begin
            ..... end
        else if (ctrl1)
        begin
            ..... end
        else if (~ctrl2)
        begin
            ..... end
        end
    end end
```

**FPGA\_SYN = 0**  
**G\_chk\_en = 0**  
**Data bypass !!**  
**G\_gated = G\_sleep**  
**If G\_sleep = 1**  
**G\_clock = 1**  
**Clock gated !!**



# **Appendix B**

## **Introduction to CBF**




# Common Power Format

- **Common Power Format** : (tool command language)
  - TCL-based power specification file
- **CPF files consists of commands and objects that describe power intent.**
- **Ncverilog +ncmps\_cpf+<file.tcl> :**
  - Specify a CPF file for low power simulation.






# Common Power Format



 : Isolation

 : Retention

- Power domain:
  - Always on
  - Shutoff

```
set_design TOP
```


```
set_hierarchy_separator "/"
```

```
#power doamin
```


```
create_power_domain -name pdTop \  
    -instances {uA}
```

```
create_power_domain -name pdshutoff \  
    -instances {uB} \  
    -shutoff_condition {!power} \  
    -base_domains pdTop
```

# Common Power Format



 : Isolation

 : Retention

```
#retention
set srpGList {uB/reg1}

create_state_retention_rule \
    -name sr1 \
    -restore_edge {restore} \
    -instances $srpGList

#isolation
set lowPin {uB/B_out}

create_isolation_rule \
    -name ir1 \
    -from pdshutoff \
    -isolation_condition {iso} \
    -isolation_output low \
    -pins $lowPin

end_design
```

# Revision History

- 2007 Kuan-Ling Kuo ([amos@si2lab.org](mailto:amos@si2lab.org))
- 2008 Yao-Lin Chen ([arryz@si2lab.org](mailto:arryz@si2lab.org))
- 2013 Yu-Tao Yang ([futurestar@si2lab.org](mailto:futurestar@si2lab.org))  
Rong-Jie Liu ([johnny510.ee98@g2.nctu.edu.tw](mailto:johnny510.ee98@g2.nctu.edu.tw))
- 2014 Hsin\_Yi Yu ([cindy19212002@gmail.com](mailto:cindy19212002@gmail.com))
- 2015 Sheng Wan ([vjod@si2lab.org](mailto:vjod@si2lab.org))  
Renxuan Yu ([yurx1123@gmail.com](mailto:yurx1123@gmail.com))
- 2017 Tsu-Jui Hsu ([johnson711309@gmail.com](mailto:johnson711309@gmail.com))
- 2018 Po-Yu Huang ([hpy35269@gmail.com](mailto:hpy35269@gmail.com))  
Chien-Hao Chen ([coreldraw8083@gmail.com](mailto:coreldraw8083@gmail.com))
- 2019 Chi-Yuan Sung ([sam850325@gmail.com](mailto:sam850325@gmail.com))
- 2020 Cheng-Han Huang ([huang50216@gmail.com](mailto:huang50216@gmail.com))
- 2021 Shao-Wen Cheng ([shaowen0213@gmail.com](mailto:shaowen0213@gmail.com))

