ECEN 468/719 Advanced Logic Design Department of Electrical and Computer Engineering Texas A&M University

Lab 5: Canny Edge Detector with the System

Objectives

In this lab, we will combine Canny Edge Detector, SRAM, and UART through the System bus. We will use Vista for simulation and verification.




Figure 1. Block diagram of the system

Combining the edge detector with the system bus

In lab 4, the image data moves between the test bench and the modules. The large internal memory required by the image was declared in the test bench. In this lab, we will use the SRAM to store the image. Figure 1 shows the entire system for this lab. The test bench is related only to BMP images in/out and controls logic. It still has internal memory to read and write BMP files.




Figure 2. Connection of the Canny Edge Detector and its decoder

	[31:28]		[26:24]	[23:20]		[19:16]			
	ID	bOPEnable OPMode		dWriteReg		dReadReg			
	[15:8]			[7:5]	[4:2]		[1]	[0]	
L	Reserved			AddrRegRow	AddrRegCol		bWE	bCE	

Figure 3. Address map of the Canny Edge Detector

<u>Figure 2</u> shows signals interconnected between the Canny Edge Detector module and its decoder. To attach the module to the system bus, an address decoder (wrapper) is required to decode the control signals. <u>Figure 3</u> shows the address map. The 4 most significant bits are used for the

identification number of devices. We assume that the ID of the Canny Edge Detector is 0100. The remaining is used for control signals and address signals for control.

<u>Figure 4</u> shows an example of the noise reduction process. In the first step, the test bench sends all the data to memory. And then, only data which are needed to be fetched is transmitted from the memory to the test bench and into the canny edge detector module finally. After completion of the block processing in the detector module, the data will be read by test-bench, and it will be sent to the proper memory back.




Figure 4. Data flow of Noise Reduction

For debugging, the system needs to send several messages through UART. In this lab, the messages should be sent to indicate the completion of each stage (i.e., noise reduction, gradient extraction, non-maximum suppression, and hysteresis thresholding).

The messages below should be sent through UART.

Noise reduction: 'N' = 0x4EGradient extraction: 'G' = 0x47

Non-maximum suppression: 'S' = 0x53Hysteresis thresholding: 'H' = 0x48

Reconfiguration of SRAM

We will expand the size of memory elements to support Canny Edge Detector. Figure 5 shows the memory maps to support it. While it operates with the Canny edge detector, it needs some space to store intermediate images such as an image whose noise is reduced, the gradient information, direction information, an image after the NMS process, the original image, and the final image after hysteresis thresholding. Thus, you will assign memory addresses for each memory block. Figure 5 is an example of memory allocation.




Figure 5. SRAM memory allocation

The memory size depends on the size of the images to be processed. You need to estimate the image size. For example, if the largest image you want to simulate is 200x200 pixels, then we need a memory larger than $200 \times 200 \times 5 \times 8$ bits. In this case, the address port of the SRAM should be at least $18 (2^{17} < 200 \times 200 \times 5 < 2^{18})$.

Implementation & Simulation

You will need to implement the wrapper for the canny edge detector for this lab.

Please login to the Olympus server and create a working directory for this lab using the following commands.

```
## Create and navigate to the working directory.
mkdir -p $HOME/ECEN468/Lab5/src
cd $HOME/ECEN468/Lab5/src
```

Download the zip file (lab5_code.zip) from Piazza and extract it. In the extracted folders, you will find five files named Canny_Edge_WRAP.cpp, Canny_Edge_WRAP.h, Arbiter.cpp, Arbiter.h, test.cpp, test.h, and main.cpp. Copy them to the working directory. Please copy SRAM_WRAP.cpp, SRAM_WRAP.h, SRAM.cpp. UART_XMTR.cpp, UART_XMTR.h, UART_XMTR_WRAP.cpp, UART_XMTR_WRAP.h from Lab 3. Copy Canny_Edge.cpp, Canny_Edge.h from Lab 4. Figure 6 shows the hierarchy of the files for this lab.




Figure 6. Hierarchy of the files

Once you complete the implementation, please verify the correctness of your design by simulation. Please take screenshots of the simulation output and include them in the report.

Commands for reference:

```
load-ecen-468
source /opt/coe/mentorgraphics/vista312/setup.vista312.linux.bash
vista &
source /opt/coe/synopsys/wv/0-2018.09/setup.wv.sh
wv &
```

Submission

Please only submit one PDF file containing the following items:

- 1. Screenshots of the output images with analysis.
- 2. Screenshots of the simulation output in Vista.
- 3. Screenshots of your code in this design with reasonable comments.