

Texas A&M University

ECEN-719 Lab6 Report

NAME: Hai-Ming, Hsu

UID: 433004106

Section: 602

Department of Electrical & Computer Engineering

1. Screenshots of the waveform with analysis

			5n		10n								25n ,		30n		35n
" SystemC/strAddr[17:0] VCD_RAM.v	18h	0	9	7		1	2		9	2		1	5			9 9	
SystemC/strbWE VCD_RAM.vcd	1b																
SystemC/strbCE VCD_RAM.vcd	1b																
SystemC/strlnData[7:0] VCD_RAM.	8h	0	D6	В9		76	BF		EF	69		77	65	71		74 74	
SystemC/strOutData[7:0] VCD_RAN	8h	0	D€		B9	76		BF	EF		69	77		65	71	74	

Part 5ns to 20ns is Verification 1, Addr & InData is randomized as required.

Addr & InData is reloaded per test cycle.

Addrs are constrained between 0 to 10. InData >80.

Part 20ns to 35ns is Verification 2, Addr & InData is randomized as required. Indata are constrained between 100 to 120 with the weight of 5% / 95%.

2. Screenshots of the simulation output in Vista

```
200 Info: (I804) /IEEE_Std_1666/deprecated: sc_start(double) deprecated, use sc_start(sc_time) or sc_start()
201 Merging /home/grads/h/haiminghsu/ECEN719/lab6/src/Project/build/D_PRJDIR_/test_RAM.exe ...Done.
202 Saving types data file /home/grads/h/haiminghsu/ECEN719/lab6/src/Project/sim/test_RAM.db...Done.
203 WARNING: Default time step is used for VCD tracing.
204
205 Info: (I804) /IEEE_Std_1666/deprecated: sc_get_curr_process_handle deprecated use sc_get_current_process_handl
           ----- Beginning of Verification \overline{I}
206 ---
208 *** SCV_WARNING: CONSTRAINT_WARNING_IGNORE_SOFT_CONSTRAINT at time 5 ns in process <main> Soft constraints for over-constrained object 'Pkt_Test' will be ignored.
210
212 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 5 ns in process <main>
        Constraints for over-constrained object 'Pkt_Test' will be ignored.
213
214
215 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 5 ns in process <main>
        Constraints for over-constrained object 'Pkt Test' will be ignored.
216
217 Pkt_constraint Name: Pkt_Test
218 Hard constraints: (((1&(default<262144))&(default<256))&1)
219 Soft constraints: (1&1)
     Number of elements: 3
220
     Current value of elements:
          214
214
224
226 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 8 ns in process <main>
        Constraints for over-constrained object 'Pkt_Test' will be ignored.
228 Pkt_constraint Name: Pkt_Test
229 Hard constraints: (((1&(default<262144))&(default<256))&1)
230 Soft constraints: (1&1)
     Number of elements: 3
231
     Current value of elements:
234
           185
           185
237 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 11 ns in process <main>
        Constraints for over-constrained object 'Pkt_Test' will be ignored.
```

```
237 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 11 ns in process <main>
         Constraints for over-constrained object 'Pkt_Test' will be ignored.
239 Pkt_constraint Name: Pkt_Test
240 Hard constraints: (((1&(default<262144))&(default<256))&1)
241 Soft constraints: (1&1)
      Number of elements: 3
242
      Current value of elements:
243
             118
             118
246
247
248 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 14 ns in process <main>
         Constraints for over-constrained object 'Pkt_Test' will be ignored.
250 Pkt_constraint Name: Pkt_Test
251 Hard constraints: (((1&(default<262144))&(default<256))&1)
252 Soft constraints: (1&1)
       Number of elements: 3
254
       Current value of elements:
         : 2
: 191
257
             191
258
259 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 17 ns in process <main> 260 Constraints for over-constrained object 'Pkt_Test' will be ignored.
261 Pkt_constraint Name: Pkt_Test
262 Hard constraints: (((1&(default<262144))&(default<256))&1)
263 Soft constraints: (1&1)
       Number of elements: 3
264
      Current value of elements:
         : 9
: 239
             239
268
                     ----- End of Verification I
269
```

```
271 ----- Beginning of Verification II
273 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 20 ns in process <main> 274 Constraints for over-constrained object 'Pkt_Test' will be ignored.
275 Pkt_constraint Name: Pkt_Test
276 Hard constraints: ((18%(default<262144))8%(default<256))8%1)
277 Soft constraints: (18%1)
        Number of elements: 3
         Current value of elements:
279
            : 2
: 105
280
                 105
284 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 23 ns in process <main> 285 Constraints for over-constrained object 'Pkt_Test' will be ignored. 286 Pkt_constraint Name: Pkt_Test
        Hard constraints: ((1%%(default<262144))&(default<256))&1)
Soft constraints: (1&1)
         Number of elements: 3
         Current value of elements:
            : 1
: 119
                 119
294
295 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 26 ns in process <main> 296 Constraints for over-constrained object 'Pkt_Test' will be ignored.
297 Pkt_constraints for over-constrained object 'Pkt_Test' will be 1
297 Pkt_constraint Name: Pkt_Test
298 Hard constraints: (((1&&(default<262144))&(default<256))&1)
299 Soft constraints: (1&1)
300 Number of elements: 3
301 Current value of elements:
                 101
 304
                 101
306 *** SCV_ERROR: CONSTRAINT_ERROR_OVER_CONSTRAINED at time 29 ns in process <main> 307 Constraints for over-constrained object 'Pkt_Test' will be ignored.
308 Pkt_constraint Name: Pkt_Test
309 Hard constraints: (((1&(default<262144))&(default<256))&1)
310 Soft constraints: (1&1)
311 Number of elements: 3
         Current value of elements:
312
                 113
314
                  113
```

3. Screenshots of your code in this design with reasonable comments

```
#include "systemc.h"
#include "RAM.cpp"
#include <scv.h>

class Pkt_constraint : virtual public scv_constraint_base
{
    public:
        scv_smart_ptr<sc_uint<ADDR_WIDTH> > sAddr;
        scv_smart_ptr<sc_uint<DATA_WIDTH> > sInData;
        scv_smart_ptr<sc_uint<DATA_WIDTH> > sOutData;

SCV_CONSTRAINT_CTOR(Pkt_constraint) {
        // define constraints
        SCV_CONSTRAINT( sAddr() < (1<<ADDR_WIDTH));

        SCV_CONSTRAINT( sInData() < (1<<ADDR_WIDTH));
    }
};</pre>
```

```
int sc_main (int argc, char* argv[]) {
    sc_signal < sc_uint<ADDR_WIDTH> > tAddr ;
   sc_signal < bool > tbWE;
sc_signal < bool > tbCE;
   sc_signal < sc_uint<DATA_WIDTH> >
                                        tInData;
   sc_signal < sc_uint<DATA_WIDTH> > tOutData;
   int i = 0;
   SRAM RAM 01("SIMULATION RAM");
        RAM_01.InData(tInData);
           RAM_01.Addr(tAddr);
        RAM_01.bCE(tbCE);
        RAM_01.bWE(tbWE);
        RAM_01.OutData(tOutData);
    sc_trace_file *wf = sc_create_vcd_trace_file("VCD_RAM");
    sc_trace(wf, tInData, "strInData");
       sc_trace(wf, tAddr, "strAddr");
   sc_trace(wf, tbCE, "strbCE");
sc_trace(wf, tbWE, "strbWE");
    sc_trace(wf, tOutData, "strOutData");
   tbCE.write(1):
   tbWE.write(1);
   sc_start(5);
    Pkt_constraint cPkt("Pkt_Test");
    typedef pair < sc_uint<ADDR_WIDTH>,sc_uint<ADDR_WIDTH> > addr_range;
   scv_bag<addr_range> addr_list;
    addr_list.add(addr_range(1,9),100);
    typedef pair < sc_uint<DATA_WIDTH>,sc_uint<DATA_WIDTH> > data_range;
    scv_bag<data_range> data_list1;
    data_list1.add(data_range(80,(1<<DATA_WIDTH)-1),100);</pre>
```

```
cout << "----- Beginning of Verification I" << endl;</pre>
    for(i=0; i<5; i++){
     // Set writing mode for RAM
       tbCE.write(0);
       tbWE.write(0);
       cPkt.sAddr->set_mode(addr_list);
       cPkt.sInData->set_mode(data_list1);
       cPkt.next();
       tAddr.write(cPkt.sAddr->read());
       tInData.write(cPkt.sInData->read());
       sc_start(1);
     // Set reading mode for RAM
       tbCE.write(0);
       tbWE.write(1);
       sc_start(1);
       *cPkt.sOutData = tOutData.read();
       cPkt.print();
       sc_start(1);
    cout << "----- End of Verification I" << endl << endl;</pre>
    cout << "----- Beginning of Verification II" << endl;</pre>
    for(i=0; i<5; i++){
        tbCE.write(0);
       tbWE.write(0);
    scv_bag<data_range> data_list2;
       data_list2.add(data_range(80,99),5);
       data_list2.add(data_range(100,120),95);
       cPkt.sAddr->set_mode(addr_list);
       cPkt.sInData->set_mode(data_list2);
       cPkt.next();
       tAddr.write(cPkt.sAddr->read());
       tInData.write(cPkt.sInData->read());
       sc_start(1);
       tbCE.write(0);
       tbWE.write(1);
       sc_start(1);
       *cPkt.sOutData = tOutData.read();
       cPkt.print();
       sc_start(1);
    cout << "----- End of Verification II" << endl;</pre>
sc_close_vcd_trace_file(wf);
return 0; // Terminate simulation
```