Skip to content
An AES cipher chip supporting 128/256 ECB mode with 8-bit half-duplex data bus, being taped out using SMIC 130nm process.
Verilog Tcl
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
DC
DRC
GDSII
ICC
LVS
SLIDE
SRC
TESTBENCH
LICENSE
README.md

README.md

You can’t perform that action at this time.