

# Hardware Software Platforms Project Presentation

G4-DE1-Serial-RS232

BOHY Hugo


Hugo.BOHY@student.umons.ac.be

VAN ESBEEN Bastien

Bastien.VANESBEEN@student.umons.ac.be

20-06-20

# Structure



# Structure

## ☐ Write module

- Source codes
- Test bench
- Simulation

## ☐ Read module

- Source codes
- Test bench
- Simulation

# Write module

## ❑ Source codes

3 codes manage the baudrate, the FSM and the shift of the buffer.

1 top level code links the 3 components.

# Write module

## □ Test bench

### Setting of the inputs:

- Clock
- Reset
- Start
- Baudrate
- Data to send


# Write module

## □ Simulation

- RST (after 20 ns), CLK, Nbaud constant
- DATAWR: the current byte that is written
- FBaud\_out: a wire that allows to see the value of internal signal Fbaud
- EOT is '1' when a byte is fully written
- Tx is the channel of transmission

# Write module

## Simulation



# Read module

## ❑ Source codes

4 codes manage the baudrate, the FSM, the buffer and the 7-segment application.

1 top level code links the 4 components.



# Read module

## □ Test bench

### Setting of the inputs:

- Clock
- Reset
- Baudrate
- Rx


# Read module

## □ Simulation

- RST (after 20 ns), CLK, NBaud constant
- Rx: the current bit received
- Sent: the buffer containing the next bits to put in the channel
- Nsent: the 8-bit value we want to read at the end of the byte transmission
- FBaud\_out (idem as write module, as well as for RTR\_out, Stop\_out and Q\_out)
- S is the 7-bit representation of what the 7-segments displays

# Read module

## Simulation



# Read module

## □ Simulation (zoom on a byte)

