



AO7800

Dual N-Channel Enhancement Mode Field Effect Transistor

General Description

The AO7800 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 1.8V, in the small SOT323 footprint. It can be used for a wide variety of applications, including load switching, low current inverters and low current DC-DC converters. It is ESD protected. Standard Product AO7800 is Pb-free (meets ROHS & Sony 259 specifications). AO7800L is a Green Product ordering option. AO7800 and AO7800L are electrically identical.

Features

 $V_{DS}(V) = 20V$

 $I_D = 0.9 A (V_{GS} = 4.5V)$


 $R_{DS(ON)} < 300 m\Omega (V_{GS} = 4.5 V)$


 $R_{DS(ON)}$ < 350m Ω (V_{GS} = 2.5V)

 $R_{DS(ON)} < 450 \text{m}\Omega \text{ (V}_{GS} = 1.8 \text{V)}$









Absolute Maximum Ratings T _A =25°C unless otherwise noted								
Parameter		Symbol	Maximum	Units				
Drain-Source Voltage		V _{DS}	20	V				
Gate-Source Voltage		V_{GS}	±8	V				
Continuous Drain	T _A =25°C		0.9					
Current ^A	T _A =70°C	I _D	0.7	A				
Pulsed Drain Current ^B		I _{DM}	5					
	T _A =25°C	P_{D}	0.3	W				
Power Dissipation A	T _A =70°C	L D	0.19					
Junction and Storage Temperature Range		T_J , T_{STG}	-55 to 150	°C				

Thermal Characteristics								
Parameter		Symbol	Тур	Тур Мах				
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	360	415	°C/W			
Maximum Junction-to-Ambient ^A	Steady-State	ly-State		460	°C/W			
Maximum Junction-to-Lead ^C Steady-State		$R_{\theta JL}$	300	350	°C/W			

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	20			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =16V, V _{GS} =0V			1	μА
		T _J =55°	С		5	
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±8V			25	μΑ
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250 \mu A$	0.5	0.75	0.9	V
$I_{D(ON)}$	On state drain current	V _{GS} =4.5V, V _{DS} =5V	5			Α
R _{DS(ON)} Static Dra	Static Drain-Source On-Resistance	V _{GS} =4.5V, I _D =0.9A		181	300	mΩ
		T _J =125°	С	253	350	11122
	Static Drain-Source On-Resistance	V_{GS} =2.5V, I_D =0.75A		237	350	mΩ
		V _{GS} =1.8V, I _D =0.7A		317	450	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =0.8A		2.6		S
V_{SD}	Diode Forward Voltage	I _S =0.5A,V _{GS} =0V		0.69	1	V
I_S	Maximum Body-Diode Continuous Current				0.4	Α
DYNAMIC	PARAMETERS					
C_{iss}	Input Capacitance			101	120	pF
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =10V, f=1MHz		17		pF
C _{rss}	Reverse Transfer Capacitance			14		pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		3	4	Ω
SWITCHI	NG PARAMETERS	•	•	•	•	•
Q_g	Total Gate Charge			1.57	1.9	nC
Q_{gs}	Gate Source Charge	V_{GS} =4.5V, V_{DS} =10V, I_{D} =0.8A		0.13		nC
Q_{gd}	Gate Drain Charge			0.36		nC
$t_{D(on)}$	Turn-On DelayTime			3.2		ns
t _r	Turn-On Rise Time	V_{GS} =5V, V_{DS} =10V, R_{L} =12.5 Ω ,		4		ns
t _{D(off)}	Turn-Off DelayTime	R_{GEN} =6 Ω		15.5		ns
t _f	Turn-Off Fall Time			2.4		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =0.8A, dI/dt=100A/μs		6.7	8.1	ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =0.8A, dI/dt=100A/μs		1.6		nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The value in any given application depends on the user's specific board design. The current rating is based on the \bowtie 10s thermal resistance rating. B: Repetitive rating, pulse width limited by junction temperature.

Rev 3 : July 2003


THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

C. The R $_{\theta JA}$ is the sum of the thermal impedence from junction to lead $R_{\theta JL}$ and lead to ambient.

D. The static characteristics in Figures 1 to 6,12,14 are obtained using 80µs pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25 °C. The SOA curve provides a single pulse rating.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance