

Chapter 7

Subthreshold Leakage Current


- 7.1 a) $C_{ox} = 3.45 \times 10^{-13} / 11 \times 10^{-8} = 3.138 \mu\text{F}/\text{cm}^2$
 $V_t = -1.04 + 0.95 + Q_{dep}/C_{ox} = -1.04 + 0.95 + 0.180 = 0.109\text{V}$
- b) $S = 60(1 + C_{dep}/C_{ox}) = 60(1 + 2.953 \times 10^{-7} / 3.138 \times 10^{-6}) = 65.64 \text{mV}/\text{dec}$
- c) $1/S = [\log(W/L * 100 \text{nA}) - \log(I_{leakage})] / V_t$
 $I_{leakage} = 121 \text{nA}$

Field Oxide Leakage

- 7.2 a) $C_{ox} = 3.45 \times 10^{-13} / 0.3 \times 10^{-4} = 1.151 \times 10^{-8} \text{F}/\text{cm}^2$
 $V_t = -1.01 + 0.92 + Q_{dep}/C_{ox} = -1.01 + 0.92 + 33.96 = 33.87\text{V}$
- b) $S = 60(1 + C_{dep}/C_{ox}) = 60(1 + 2.119 \times 10^{-7} / 1.151 \times 10^{-8}) = 1164.6 \text{mV}/\text{dec}$
- c) $1/S = [\log(W/L * 100 \text{nA}) - \log(I_{leakage})] / V_t$
 $I_{leakage} = 2.81 \times 10^{-26} \text{nA}$

Vt Roll-off

7.3



Trade-off between I_{off} and I_{on} .

- 7.4 i) Larger V_t : Decrease I_{off} and decrease I_{on}
 ii) Larger L : Decrease I_{off} and decrease I_{on}
 iii) Shallower junction : Decrease I_{off} and somewhat decrease I_{on}
 iv) Smaller V_{dd} : Decrease I_{off} and decrease I_{on}
 v) Smaller T_{ox} : Decrease I_{off} and increase I_{on}
 A smaller T_{ox} contributes to leakage reduction and increases the precious I_{on} .

7.5

There is a lot of concern that we will soon be unable to extend Moore's Law. In your own words explain this concern and the concerns for high I_{on} and low I_{off} .

(a) Answer this question using 1 paragraph of less than 50 words. : Methods of manufacturing very small objects such as photolithography will run into limitations. Transistors may not be able to provide circuit functions with high speed and low power. Specifically, means of increasing speed (I_{on}) tend to worsen leakage (I_{off}). Other relevant comments include the following. V_t must not be too low because of subthreshold current but small L reduces V_t . Since I_{on} (speed) is roughly proportional to $V_{gs} - V_t$ ($V_{dd} - V_t$), I_{on} and speed can not be raised by lowering V_t especially because V_{dd} needs to be reduced to reduce the power consumption.

(b) Support your description in (a) with 3 hand drawn sketches of your choice. : Possible choices are $\log(I_{ds})$ vs. V_{gs} , V_t vs. L and V_{ds} , I_{on} vs. I_{off} , gate leakage vs. T_{ox} , etc.

(c) Why is it not possible to achieve high I_{on} and small I_{off} by picking optimal T_{ox} , X_j , W_{dep} etc? Please explain in your own words.: Decreasing T_{ox} is good for I_{on} but bad for I_{off} . So is increasing X_j . W_{dep} is basically fixed by the choice of T_{ox} and V_t .

(d) Provide three equations that help to quantify the issues discussed in part (c). : Some relevant equations include Eq. (6.9.14), Eq.(6.10.1), (7.2.8), Eq.(7.3.3), Eq.(7.5.2).

7.6 (a) Final equation:

$$l_d \propto \sqrt[3]{\frac{\epsilon_{ox}(V_t - V_{fb} - 2\phi_B)}{qN_a}} X_j = \sqrt[3]{\frac{X_j T_{ox} T_{oxe} 2\epsilon_s 2\phi_B}{\epsilon_{ox}(V_t - V_{fb} - 2\phi_B)}}$$


- (b) The minimum acceptable L is several times of l_d . In order to support the reduction of L at each new technology node, l_d must be reduced in proportion to L . According to the derived equation, in order to reduce the minimum acceptable channel length, $(V_t - V_{fb} - 2\phi_B)$ should be increased by gate workfunction engineering, X_j can be decreased, and the oxide permittivity can be increased.

- 7.7 (a) A smaller W_{dep}
Reduces DIBL (V_t is not as low) \rightarrow decreases I_{off}

(b) $I_{\text{dsat}} = \frac{W}{2mL} C_{\text{oxe}} \mu_{\text{ns}} (V_{\text{gs}} - V_t)^2$ where $m \equiv 1 + \alpha = 1 + 3T_{\text{oxe}} / W_{\text{dmax}}$
Reducing W_{dep} increases m which decreases I_{dsat} .

MOSFET with Ideal Retrograde Doping Profile

- 7.8 (a)



- (b) The figure above assumes that the gate is N+ polysilicon and the substrate (below the undoped layer) is P+ silicon. In that case, it can be seen that $V_t = V_{\text{ox}}$. In general, V_t is determined by Eq. (5.2.2) and

$$V_t = V_{fb} + \phi_{st} + V_{ox}$$

Note – You need to apply a positive gate bias to reach inversion. Thus the Fermi level of the poly gate is below the Fermi level of the substrate and the difference is V_t .

(c) $\epsilon_{\text{ox}} \mathcal{E}_{\text{ox}} = \epsilon_{\text{si}} \mathcal{E}_{\text{si}}$

$$\epsilon_{\text{ox}} \frac{V_{\text{ox}}}{T_{\text{ox}}} = \epsilon_{\text{si}} \frac{\phi_{st}}{T_{\text{rg}}} \approx \epsilon_{\text{si}} \frac{E_g / q}{T_{\text{rg}}}$$

The last equality is the result of a further approximation for ϕ_{st} . Using the result of part (b),

$$\therefore V_t = V_{fb} + \phi_{st} + \phi_{st} \frac{\epsilon_{\text{si}} T_{\text{ox}}}{\epsilon_{\text{ox}} T_{\text{rg}}}$$

(d) First derive Eq. (7.5.2) using Eq. (7.5.1) and eq. (5.5.1). By comparing Eq. (7.5.2) and Eq. (7.5.3) one concludes that, for the same V_t , the depletion region width of the “ideal retrograde doping” MOSFET (Trg) is half of that of a MOSFET with uniformly doped substrate.

(e) A small W_{dep} reduces the V_t roll-off caused by DIBL which in effect decreases I_{off} .

(f)
$$I_{\text{dsat}} = \frac{W}{2mL} C_{\text{oxe}} \mu_{\text{ns}} (V_{\text{gs}} - V_t)^2 \text{ where } m \equiv 1 + \alpha = 1 + 3T_{\text{oxe}} / W_{\text{dmax}}$$

Reducing W_{dep} increases m which decreases I_{dsat} .

A smaller I_{dsat} causes a longer inverter delay. However, it is important to reduce W_{dmax} so that L can be reduced to increase the device integration density and to reduce chip cost.

I_{dsat} and speed still get improved due to the reduction in L .