top\_adder\_4bits\_generatecase:1 adder\_4bits\_generatecase\_1:1 adder\_4bits\_pipeline <u>sum\_HH(3:0)</u> a(3:0) CLK1 pipeline C\_LL A\_HH adder\_4bits\_generatecase\_2:1 adder\_4bits\_pipeline pipeline A\_HL adder\_4bits\_generatecase\_3:1 adder\_4bits CLK2 CLK combine RST A\_LH adder\_4bits\_generatecase\_4:1 adder\_4bits\_pipeline pipeline A\_LL top\_adder\_4bits\_generatecase