Anton Johansson anjo@rev.ng

Alessandro Di Federico ale@rev.ng

November 19 - LLVM Developer Meeting 2021

Research paid for by Qualcomm Innovation Center, Inc.



- We are building a decompiler based on QEMU and LLVM
- We do consultancy on compilers and emulators







1

Motivation

Enter QEMU

1st attempt: Pseudo C ightarrow TCG translator

2nd attempt: LLVM IR ightarrow TCG translator

Demo

Summary



Motivation

Enter QEMI

1st attempt: Pseudo C ightarrow TCG translator

2nd attempt: LLVM IR ightarrow TCG translator

Demo

Summary



Goal: write an fast, open-source emulator for Qualcomm® Hexagon™ DSP¹



¹Qualcomm and Hexagon are trademarks or registered trademarks of Qualcomm Incorporated.

- VLIW
- > 2000 user mode instructions
- Complicated instructions designed for digital signal processing
- Example Hexagon Assembly (part of inner loop of FFT)

```
{ R17:16 = MEMD(R0++M1)
   MEMD(R6++M1) = R25:24
   R20 = CMPY(R20, R8):<<1:rnd:sat
   R11:10 = VADDH(R11:10, R13:12)
}:endloop0</pre>
```

 KVM 19: QEMU-Hexagon: Automatic Translation of the ISA Manual Pseudcode to Tiny Code Instructions





```
struct CPU {
    uint32_t gprs[16];
    uint32_t fp_regs[16];
    uint32_t flags;
    /* · · · · */
};
```

rewng

1. Read binary



1. Read binary

2. Decode instruction

3. Fetch operands

int src1 = cpu->registers[...];

int src2 = cpu->registers[...];

1. Read binary

2. Decode instruction


3. Fetch operands

```
int src1 = cpu->registers[...];
```

int src2 = cpu->registers[...];

4. Perform instruction

 $add \rightarrow int dst = add(src1, src2);$



2. Decode instruction

5. Update CPU state

cpu->registers[...] = dst;

3. Fetch operands

int src1 = cpu->registers[...];

int src2 = cpu->registers[...];

4. Perform instruction

 $add \rightarrow int dst = add(src1, src2);$





The add function would be something like:

```
int add(int reg_a, int reg_b) {
    return reg_a + reg_b;
}
```





```
> ./myGreatEmulator someTest
```



> ./myGreatEmulator someTest .



```
> ./myGreatEmulator someTest
..
```



```
> ./myGreatEmulator someTest
...
```



```
> ./myGreatEmulator someTest
....
```



```
> ./myGreatEmulator someTest
.....
```



```
> ./myGreatEmulator someTest
.....
```



```
> ./myGreatEmulator someTest
......
it's slow :(
```



```
> ./myGreatEmulator someTest
.....
it's slow :(
```

The interpreter approach incurs in:

- 1. large overhead for each instruction
- 2. performing many memory accesses to read/write CPU state





Using an optimizing JIT compiler we could

- 1. inline the instruction implementation
- 2. forward instruction result to the next (without going through CPUState)

In emulation lingo, these are called *dynamic binary translators*.



Motivatior

Enter QEMU


1st attempt: Pseudo C ightarrow TCG translator

2nd attempt: LLVM IR \rightarrow TCG translator

Demo

Summary







- Not in SSA-form
- Three variable types:
 - 1. Globals: mapped to parts of the CPU state
 - 2. Local temporaries: function scoped
 - 3. (Regular) temporaries: basic block scoped
- One instruction does one thing and thing only



ldr r3, [fp, #-8]



0x1000: jbe 0x2000

0x1000: jbe 0x2000

```
brcond_i64 tmp1,tmp2,leu,$L1
mov_i64 pc,$0x1006
exit_tb
set_label $L1
mov_i64 pc,$0x2000
exit_tb
```





- Similar to IRBuilder in LLVM
- C functions tcg_gen_<op>_<width>(...) that builds the Tinycode IR
- They emit code in a TranslationBlock (similar to llvm::Function)

Previously:

```
int add(int reg_a, int reg_b) {
    return reg_a + reg_b;
}
```

Now:



Especially for complicated instructions (and if there's a lot of them)

```
void vacsh(uint64_t *RxxV, uint64_t *PeV, uint64_t RssV, uint64_t RttV) {
   for (int i = 0; i < 4; i++) {
       int xv = (int) fGETHALF(i.*RxxV):
       int sv = (int) fGETHALF(i,RssV);
       int tv = (int) fGETHALF(i,RttV);
       xv = xv + tv:
       sv = sv - tv:
       // Set result predicate
       fSETBIT(i*2+1.*PeV, (xv > sv));
       // Set result register
       fSETHALF(i. *RxxV. fSATH(fMAX(xv.sv)));
```



```
void vacsh(TCGv_i64 RxxV, TCGv PeV, TCGv_i64 RssV, TCGv_i64 RttV)
    TCGv i32 xv = tcg temp local new i32():
    TCGv i32 tv = tcg temp local new i32():
    tcg gen movi i32(PeV. 0):
    for (int i = 0; i < 4; i++) {
        // Get xv
        TCGv_i64 tmp_0 = tcg_temp_new_i64();
        tcg_gen_sextract_i64(tmp_0, RxxV, i * 16, 16);
        tcg_gen_trunc_i64_tl(xv, tmp_0);
        tcg temp free i64(tmp 0):
        // Get sv
        TCGv i64 tmp_2 = tcg_temp_new_i64();
        tcg_gen_sextract_i64(tmp_2, RssV, i * 16, 16);
        tcg_gen_trunc_i64_tl(sv, tmp_2);
        tcg_temp_free_i64(tmp_2);
        // Get tv
        TCGv_i64 tmp_4 = tcg_temp_new_i64():
        tcg_gen_sextract_i64(tmp_4, RttV, i * 16, 16);
        tcg_gen_trunc_i64_tl(tv, tmp_4):
        tcg_temp_free_i64(tmp_4):
        // add xv. tv
        // sub xv. tv
```



```
// Set predicate
int32_t qemu_tmp_0 = i * 2;
TCGv i32 tmp 8 = tcg temp new i32():
tog gen setcond i32(TCG COND GT. tmp 8. xv. sv):
tcg_gen_deposit_i32(PeV, PeV, tmp_8, gemu_tmp_0, 1);
tcg_temp_free_i32(tmp_8);
// Set predicate
int32 t gemu tmp 1 = gemu tmp \theta + 1:
TCGv i32 tmp 9 = tcg temp new i32():
tcg gen setcond i32(TCG COND GT. tmp 9. xv. sv):
tcg_gen_deposit_i32(PeV, PeV, tmp_9, gemu_tmp_1, 1);
tcg_temp_free_i32(tmp_9);
// Compute max
TCGv_i32 tmp_10 = tcg_temp_new_i32();
tcg_gen_smax_i32(tmp_10, xv, sv);
// Saturate if needed
TCGv_i32 tmp_11 = tcg_temp_new_i32();
TCGv_i32 tmp_12 = tcg_temp_new_i32():
gen_sat i32_ovfl(tmp_12, tmp_11, tmp_10, 16);
TCGv_i32 tmp_13 = tcg_temp_new_i32():
GET_USR_FIELD(USR_OVF. tmp_13):
tcg_gen_or_i32(tmp_13, tmp_13, tmp_12):
SET USR FIELD(USR_OVF, tmp_13);
tcg_temp_free_i32(tmp_13):
tcg_temp_free_i32(tmp_12):
tcg_temp_free_i32(tmp_10):
// Set result register
TCGv i64 tmp 14 = tcg temp new i64():
tcg_gen_ext_i32_i64(tmp_14, tmp_11);
tcg temp free i32(tmp 11):
tcg_gen_deposit_i64(RxxV, RxxV, tmp_14, i * 16, 16);
```



```
tcg_temp_free_i64(tmp_14);
}
tcg_temp_free_i32(xv);
tcg_temp_free_i32(sv);
tcg_temp_free_i32(tv);
}
```



```
tcg_temp_free_i64(tmp_14);
}
tcg_temp_free_i32(xv);
tcg_temp_free_i32(sv);
tcg_temp_free_i32(tv);
}
```



Motivation

Enter QEMI

1st attempt: Pseudo C ightarrow TCG translator

2nd attempt: LLVM IR \rightarrow TCG translator

Demo

Summary



Pseudo C functions

```
Flex/Bison
                                                      TCG code
     Pseudo C functions
                                    Parser
A2_add(RdV, in RsV, in RtV) {
                                      void A2_add(TCGv_i32 RdV,
   { RdV=RsV+RtV; }
                                                  TCGv_i32 RsV,
                                                  TCGv_i32 RtV) {
```







```
Flex/Bison
                                                     TCG code
     Pseudo C functions
                                   Parser
A2_add(RdV, in RsV, in RtV) {
   { RdV=RsV+RtV; }
                                          tcg_gen_add_i32(tmp_0, RsV, RtV);
```



```
Flex/Bison
                                                     TCG code
     Pseudo C functions
                                   Parser
A2_add(RdV, in RsV, in RtV) {
   { RdV=RsV+RtV; }
                                          tcg_gen_mov_i32(RdV, tmp_0);
```







✓ Able to generate TCG for 1500 instructions



- √ Able to generate TCG for 1500 instructions
- × Heavily tailored to Hexagon







Motivatior

Enter QEMI

1st attempt: Pseudo C ightarrow TCG translator

2nd attempt: LLVM IR ightarrow TCG translator

Demo

Summary









Why not:

C functions






















Regular LLVM Backend Simple backend as a pass



Regular LLVM Backend

Simple backend as a pass

- ✓ Free liveness analysis
- ✓ Free instruction selection

- Need to do liveness analysis ourselves
- × No easy instruction selection



Regular LLVM Backend

- ✓ Free liveness analysis
- ✓ Free instruction selection
- × Boilerplate
- We have no clear instruction format to emit

Simple backend as a pass


- Need to do liveness analysis ourselves
- × No easy instruction selection
- √ Easier to implement





















```
define i32 @A2_add(i32 %RsV, i32 %RtV) {
                       %RdV = add i32 %RsV, %RtV
                       ret i32 %RdV
                                                      IR-IR
                    clang
                                   LLVM IR
                                                                     TCG code
C functions
                                                   Translator
int32_t A2_add(int32_t RsV,
               int32_t RtV) {
    int32_t RdV = 0:
    { RdV=RsV+RtV; }
    return RdV;
```

```
define i32 @A2_add(i32 %RsV, i32 %RtV) {
                       %RdV = add i32 %RsV, %RtV
                       ret i32 %RdV
                                                      IR-IR
                    clang
                                   LLVM IR
                                                                     TCG code
C functions
                                                    Translator
int32_t A2_add(int32_t RsV,
                                         void A2_add(TCGv_i32 ret,
               int32_t RtV) {
                                                      TCGv_i32 v_0.
                                                      TCGv_i32 v_1) {
    int32_t RdV = 0:
    { RdV=RsV+RtV; }
                                             TCGv_i32 add_2 = tcg_temp_new_i32();
    return RdV;
                                              tcg_gen_add_i32(add_2, v_1, v_0);
                                              tcg_gen_mov_i32(ret, add_2);
                                              tcg_temp_free_i32(add_2);
```



```
define i32 @my_inst() {
    %1 = ...
    ; ...
    br label %bb
bb:
    ; ...
    ret i32 ...
}
```



TCG: Temp

```
define i32 @my_inst() {
    X1 = ...
    ; ...
    br label %bb
    bb:
        ret i32 ...
}

void my_inst(TCGv_i32 ret) {
    TCGv_i32 v_1 = tcg_temp_new_i32();
    // ...

    tcg_gen_br(bb);
    tcg_gen_set_label(bb);
    // ...

    tcg_gen_mov_i32(ret, ...);
}
```



TCG: Temp



TCG: Temp

TCG: Local temp

```
define i32 @my_inst() {
    %1 = ...
    ; ...
    br label %bb
bb:
    ; ...
    ret i32 ...
}
```

```
roid my_inst(TCGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_new_i32();
   // ...
   tcg_gen_br(bb);
   tcg_gen_set_label(bb);
   // ...
   tcg_gen_mov_i32(ret, ...);
}
```

```
void my_inst(TCGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_local_new_i32();
   // ...
   tcg_gen_br(bb);
   tcg_gen_set_label(bb);
   // ...
   tcg_gen_mov_i32(ret, ...);
}
```



TCG: Temp

TCG: Local temp

```
define i32 @my_inst() {
    %1 = ...
    ; ...
    br label %bb
bb:
    ; ...
    ret i32 ...
}
```

```
roid my_inst(TCGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_new_i32();

// ...
   tcg_temp_free_i32(v_1);
   tcg_gen_br(bb);
   tcg_gen_set_label(bb);

// ...
   tcg_gen_mov_i32(ret, ...);
}
```

```
void my_inst(TCGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_local_new_i32();
   // ...
   tcg_gen_br(bb);
   tcg_gen_set_label(bb);
   // ...
   tcg_gen_mov_i32(ret, ...);
}
```



TCG: Temp

TCG: Local temp

```
roid my_inst(1CGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_new_i32();

   // ...
   tcg_temp_free_i32(v_1);
   tcg_gen_br(bb);
   tcg_gen_set_label(bb);

   // ...
   tcg_gen_mov_i32(ret, ...);
```

```
void my_inst(TCGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_local_new_i32();
   // ...
   tcg_gen_br(bb);
   tcg_gen_set_label(bb);
   // ...
   tcg_temp_free_i32(v_1);
   tcg_gen_mov_i32(ret, ...);
}
```



TCG: Temp

TCG: Local temp

```
void my_inst(TCGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_new_i32();
   // ...
   tcg_temp_free_i32(v_1);
   tcg_gen_br(bb);
   tcg_gen_set_label(bb);
   // ...
   tcg_gen_mov_i32(ret, ...);
}
```

```
void my_inst(TCGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_local_new_i32();

// ...

tcg_gen_br(bb);
tcg_gen_set_label(bb);

// ...

tcg_temp_free_i32(v_1);
tcg_gen_mov_i32(ret, ...);
}
```

We want:

- 1. Choose correct type for variable
- 2. Free as soon as possible



TCG: Temp

TCG: Local temp

```
void my_inst(TCGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_new_i32();

// ...
   tcg_temp_free_i32(v_1);
   tcg_gen_br(bb);
   tcg_gen_set_label(bb);

// ...

tcg_gen_mov_i32(ret, ...);
}
```

```
void my_inst(TCGv_i32 ret) {
   TCGv_i32 v_1 = tcg_temp_local_new_i32();
   // ...
   tcg_gen_br(bb);
   tcg_gen_set_label(bb);
   // ...
   tcg_temp_free_i32(v_1);
   tcg_gen_mov_i32(ret, ...);
}
```

We want:

- 1. Choose correct type for variable
- 2. Free as soon as possible

Solution: Liveness analysis





add <8 x i8> ...

add <8 x i8> ... tcg_gen_vec_add8_i64(...)



```
int64_t A2_vaddub(int64_t RssV, int64_t RttV) {
   int64_t RddV = 0;
   for (int i = 0; i < 8; i++) {</pre>
```

```
int64_t A2_vaddub(int64_t RssV, int64_t RttV) {
   int64_t RddV = 0;
   for (int i = 0; i < 8; i++) {
      uint8_t byte1 = (RssV >> (i*8)) & 0xff;
      uint8_t byte2 = (RttV >> (i*8)) & 0xff;
```

```
int64_t A2_vaddub(int64_t RssV, int64_t RttV) {
   int64_t RddV = 0;
   for (int i = 0; i < 8; i++) {
      uint8_t byte1 = (RssV >> (i*8)) & 0xff;
      uint8_t byte2 = (RttV >> (i*8)) & 0xff;
      uint8_t sum = byte1 + byte2;
```



We want a pass to transform

We want a pass to transform

```
int64_t A2_vaddub(int64_t RssV, int64_t RttV) {
    int64_t RddV = 0;
    for (int i = 0; i < 8; i++) {
        uint8_t byte1 = (RssV >> (i*8)) & 0xff;
        uint8_t byte2 = (RttV >> (i*8)) & 0xff;

        uint8_t sum = byte1 + byte2;

        RddV = (RddV & ~(0x0ffLL << (i*8))) |
            (((uint64_t)(sum & 0x0ffLL)) << (i*8));
    }
    return RddV;
}</pre>
```

We want a pass to transform

```
int64_t A2_vaddub(int64_t RssV, int64_t RttV) {
   int64_t RddV = 0;
   for (int i = 0; i < 8; i++) {
      uint8_t byte1 = (RssV >> (i*8)) & 0xff;
      uint8_t byte2 = (RttV >> (i*8)) & 0xff;

      uint8_t sum = byte1 + byte2;

      RddV = (RddV & ~(0x0ffLL << (i*8))) |
      (((uint64_t)(sum & 0x0ffLL)) << (i*8));
   }
   return RddV;
}</pre>
```



```
define i64 @A2_vaddub(i8* %0, i8* %1) {
```

```
define i64 @A2_vaddub(i8* %0, i8* %1) {
    %3 = bitcast i8* %0 to <8 x i8>*
    %4 = load <8 x i8>, <8 x i8>* %3, align 1
    %5 = bitcast i8* %1 to <8 x i8>*
    %6 = load <8 x i8>, <8 x i8>* %5, align 1
```

```
define i64 @A2_vaddub(i8* %0, i8* %1) {
    %3 = bitcast i8* %0 to <8 x i8>*
    %4 = load <8 x i8>, <8 x i8>* %3, align 1
    %5 = bitcast i8* %1 to <8 x i8>*
    %6 = load <8 x i8>, <8 x i8>* %5, align 1

    %7 = add <8 x i8> %6, %4

    ; ...
}
```



Motivatior

Enter QEMI

1st attempt: Pseudo C ightarrow TCG translator

2nd attempt: LLVM IR ightarrow TCG translator

Demo

Summary



1st attempt: Pseudo C ightarrow TCG translator

2nd attempt: LLVM IR \rightarrow TCG translator

Demo

Summary





ullet LLVM + QEMU o fast JITing emulator



- ullet LLVM + QEMU ightarrow fast JITing emulator
- Currently:
 - Emit TCG for 1500 instructions



- LLVM + QEMU → fast JITing emulator
- Currently:
 - Emit TCG for 1500 instructions
 - Work ongoing with vectorization, constant expression



- LLVM + QEMU ightarrow fast JITing emulator
- Currently:
 - Emit TCG for 1500 instructions
 - Work ongoing with vectorization, constant expression
- Plan to open source/upstream :)



Get in touch at: info@rev.ng

Subscribe to our newsletter: https://rev.ng/newsletter.html



