
Late Divergence Analysis

How to detect machine regions where threads diverge



Late Divergence Analysis

How to detect machine regions where threads diverge

Are all threads enabled at this point?

Is only one threads enabled?

Where did threads diverge?

Where will they converge?

Late Divergence Analysis

Outline

A motivating example

Existing LLVM infrastructure

Custom pipeline and data model

Extensions and applications

Summary

3

SIMT machine (eg GPU)


```
loop:
    a[i] = foo(b) + bar(c)
    i++
    if i < count, br loop
    foo:
        ...
    bar:
        ...
        warp 3</pre>
```

Predicate flags control enabled threads


Producer / consumer algorithm on a SIMT machine

```
void run() {
 1.
 2.
       for (unsigned i = 0; i < RUN COUNT; i++) {</pre>
 3.
 4.
         if (is producer warp()) {
           while(more to produce()) produce();
 5.
 6.
 7.
        } else {
 8.
           while(more_to_consume()) {
             if (empty_buffer()) buffer_data();
 9.
10.
             process_data();
11.
12.
13.
14.
         barrier();
15.
16.
```


Program control flow



Program control flow




SIMT compatible code



```
entry:
run count loop:
   enabled = is producer
produce:
  enabled = more_to_produce
  if any thread enabled, br produce
consume:
  enabled = is consumer
buffer:
  enabled = empty buffer
process:
  enabled = is_consumer
  enabled = more to consume
  if any thread enabled, br consume
barrier:
  enabled = i < RUN COUNT</pre>
  i += 1
  enabled = i < RUN COUNT</pre>
  if any thread enabled, br run_count_loop
exit:
```

SIMT compatible code



```
entry:
run count loop:
   enabled = is producer
produce:
  enabled = more_to_produce
  if any thread enabled, br produce
consume:
  enabled = is consumer
buffer:
  enabled = empty buffer
process:
  enabled = is_consumer
  enabled = more_to_consume
  if any thread enabled, br consume
barrier:
  enabled = i < RUN COUNT</pre>
  i += 1
  enabled = i < RUN COUNT</pre>
  if any thread enabled, br run_count_loop
exit:
```

LLVM infrastructure

Existing infrastructure

LLVM IR divergence

Divergent values pass


Targets specify divergence sources

• thread id, iteration variable, memory, etc.

Pass propagates divergence to dependent values

$$a = b + c$$

$$a = b + c$$



Existing infrastructure

Draw backs

IR only


Instruction level analysis

what about block or region level?

Can't answer the questions

- are all threads enabled at this point?
- is only one thread enabled?

Overview



Region analysis

LLVM regions

Program Tree Structure [Johnson, Pearson and Pingali 1994]

Bounded by entry and exit blocks


Region analysis

LLVM regions

Program Tree Structure [Johnson, Pearson and Pingali 1994]

Bounded by entry and exit blocks

Control dependent equivalence



Region analysis

LLVM regions


Program Tree Structure [Johnson, Pearson and Pingali 1994]

Bounded by entry and exit blocks

Control dependent equivalence

Needed custom regions for increase granularity, modified CFGs

Detail appendix - A1



Threads diverge from immediate dominator region

Threads diverge from immediate dominator region

Propagation:

Incoming divergent edge(s) -> divergent

Reservoir Labs November 2021


20

Threads diverge from immediate dominator region


Propagation:

- Incoming divergent edge(s) -> divergent
- Parent divergent -> child divergent, unless

child post-dominates divergent source(s)



parent dominates child




Threads diverge from immediate dominator region

Propagation:


- Incoming divergent edge(s) -> divergent
- Parent divergent -> child divergent, unless

Propagation example in appendix - A2

child post-dominates divergent source(s)



parent dominates child



Custom pipeline and data model

Region properties

Divergent

• threads **can** diverge from immediate dominator region


Uniform

• threads **never** diverge from immediate dominator region


Function uniform

- every dominator is uniform
- threads never diverge from function entry


Program control flow



Program control flow



Divergent regions



Emitting SIMT compatible code

Only divergent regions need predicates

Uniform branches can be left in

Emitting SIMT compatible code

Only divergent regions need predicates


Uniform branches can be left in*

Example in appendix - A3

Emitting SIMT compatible code

Only divergent regions need predicates

Uniform branches can be left in



```
run_count_loop:
...
    enabled = is_producer

produce:
...
    enabled = more_to_produce
    if any thread enabled, br produce

consume:
    enabled = is_consumer
...


process:
...
    enabled = more_to_consume
    if any thread enabled, br consume

barrier:
...
```

Emitting SIMT compatible code

Only divergent regions need predicates

Uniform branches can be left in



```
run_count_loop:
...
    if is_consumer, br consume

produce:
...
    enabled = more_to_produce
    if any thread enabled, br produce
    br barrier

consume:
...
    process:
...
    enabled = more_to_consume
    if any thread enabled, br consume


barrier:
...
```

Extensions / applications

Extensions and applications

Applications


- hardware loop candidates
- tail call optimization candidates



Extensions and applications

Applications

- hardware loop candidates
- tail call optimization candidates



Extension


thread uniqueness

```
    while(more_to_produce())
    produce();
    if (lead_produce(warp_id, thread_id))
    notify_completion();
```

Extensions and applications

Applications

- hardware loop candidates
- tail call optimization candidates



Extension

thread uniqueness

```
Details in appendix - A5
```

```
    while(more_to_produce())
    produce();
    if (lead_produce(warp_id, thread_id))
    notify_completion();
```

Summary

Identifies SESE regions that are

• divergent, uniform, function uniform, thread unique

Analysis combines

IR divergence, region detection, divergence / uniqueness propagation

Use cases

predication, tail call optimizations, hardware loops, more?

Reservoir Labs November 2021


36


Appendix

Reservoir Labs November 2021


Example from the gcc testsuite: gcc.c-torture/execute/pr54985.c

```
int foo(ST *s, int c) {
1.
2. int first = 1;
3. int count = c;
4. ST *item = s;
5. int a = s \rightarrow a;
6.
     int x;
7.
8.
     while (count--)
9.
10.
      x = item->a;
11.
   if (first)
12.
      first = 0;
13. else if (x >= a) {
14. return 1;
15.
16.
      a = x;
17.
         item++;
18.
19.
    return 0;
20. }
```






LLVM regions




LLVM regions

```
Region tree:
[0] A => <Function Return>
[1] A => F
    [2] C => F
```


LLVM regions




Custom regions



A2 - Propagating divergence to SESE regions Example 1




A2 - Propagating divergence to SESE regions Example 1



Regions with incoming divergent edge(s) -> divergent


A2 - Propagating divergence to SESE regions Example 1



Divergence propagates from regions to child regions, unless

- child dominates divergent source(s)
- parent dominates child

A3 - Generating SIMT code Restricting branch aheads



Uniform branches can be left in

```
A:

...

B:

enable = do_b

...

if do_d, br D

C:

...

br F

D:

...

br F


E:

enable = do_e

...

F:
```

A3 - Generating SIMT code Restricting branch aheads



Uniform branches can be left in

 but can only branch as far ahead as they dominate

```
A:
    ...
B:
    enable = do_b
    ...
    if do_d, br D
C:
    ...
    br E
D:
    ...
E:
    enable = do_e
    ...
F:
```

A4 - Custom pipeline

IR pass

Tag uniform branches

```
DA = &getAnalysis<DivergenceAnalysis>();
 1.
 2.
     for (BasicBlock &B : F) {
 3.
      Instruction *Term = B.getTerminator();
4.
 5.
      if ((isa<BranchInst>(Term) || isa<SwitchInst>(Term))
 6.
          && DA->isUniform(Term)) {
7.
8.
9.
          Term->setMetadata("my-target-divergent-branch",
10.
                             MDNode::get(Term->getContext(), {}));
11.
12.
```

Reservoir Labs November 2021

A4 - Custom pipeline

Add pseudo instructions

Before selection

```
    run_count_loop:
    ...
    br i1 %cond, label %consume, label %produce_entry, !my.target.uniform !2
```

After selection

```
    bb.0.run_count_loop:
    ...
    P_UNIFORM_MBB
    I_BR %2:cond, %bb.1,consume, %bb.3.produce_entry
```

Reservoir Labs November 2021

Thread unique property


Only one thread enabled

```
    while(more_to_produce())
    produce();
    if (lead_produce(warp_id, thread_id))
    notify_completion();
```

Thread unique property

Only one thread enabled


```
    while(more_to_produce())
    produce();
    if (lead_produce(warp_id, thread_id))
    notify_completion();
```



Thread unique property

Only one thread enabled

```
    while(more_to_produce())
    produce();
    if (lead_produce(warp_id, thread_id))
    notify_completion();
```



Value propagation:

- Thread unique sources
- Operations that persevere uniqueness

Region propagation:

- One thread unique entry edge-> thread unique
- IDom unique -> child unique

Thread unique property

Use case: predication

Regions dominated by thread unique regions

- don't need a predicate
- all branches can be left in*

A6 - Other applications

Uniform regions

Use case: hardware loops

Some hardware loops may require uniform loop conditions

Loops in uniform regions are candidates

A6 - Other applications

Function uniform regions

Use case: tail call optimizations

Standard tail call optimizations can be applied when return is in a function uniform region

Reservoir Labs November 2021

References

References

[1] Johnson, R., Pearson, D., and Pingali, K. "The program structure tree: computing control regions in linear time." Programming Language Design and Implementation, 1994

[2] Vanhatalo, J., Völzer, H., Koehler, J. "The refined process structure tree." Data Knowl. Eng. 2009, 68, 793–818

Reservoir Labs November 2021