TRANSFER							F	lags	s			_
Name	Comment	Code	Operation	О	D	ı				Α	Р	С
MOV	Move (copy)	MOV Dest,Source	Dest:=Source									
XCHG	Exchange	XCHG Op1,Op2	Op1:=Op2 , Op2:=Op1									
STC	Set Carry	STC	CF:=1									1
CLC	Clear Carry	CLC	CF:=0									0
CMC	Complement Carry	CMC	CF:= Ø CF									±
STD	Set Direction	STD	DF:=1 (string op's downwards)		1							
CLD	Clear Direction	CLD	DF:=0 (string op's upwards)		0							
STI	Set Interrupt	STI	IF:=1			1						
CLI	Clear Interrupt	CLI	IF:=0			0						
PUSH	Push onto stack	PUSH Source	DEC SP, [SP]:=Source									
PUSHF	Push flags	PUSHF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL									
PUSHA	Push all general registers	PUSHA	AX, CX, DX, BX, SP, BP, SI, DI									
POP	Pop from stack	POP Dest	Dest:=[SP], INC SP									
POPF	Pop flags	POPF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL	±	±	±	±	±	±	±	±	±
POPA	Pop all general registers	POPA	DI, SI, BP, SP, BX, DX, CX, AX									
CBW	Convert byte to word	CBW	AX:=AL (signed)									
CWD	Convert word to double	CWD	DX:AX:=AX (signed)	±				±	±	±	±	±
CWDE	Conv word extended double	CWDE 386	EAX:=AX (signed)									
IN i	Input	IN Dest, Port	AL/AX/EAX := byte/word/double of specified port									
OUT i	Output	OUT Port, Source	Byte/word/double of specified port := AL/AX/EAX									

	re information see instruction sp	ecifications	Flags: ±=affected by this instruction ?=undefined aff	er th	is in	stru	ction					
ARITHMETIC									Flags			
Name	Comment	Code	Operation	0	D	I	Т	S	Z	Α	Р	С
ADD	Add	ADD Dest,Source	Dest:=Dest+Source	±				±	±	±	±	±
ADC	Add with Carry	ADC Dest,Source	Dest:=Dest+Source+CF	±				±	±	±	±	±
SUB	Subtract	SUB Dest,Source	Dest:=Dest-Source	±				±	+1	+1	±	±
SBB	Subtract with borrow	SBB Dest,Source	Dest:=Dest-(Source+CF)	±				±	±	±	±	±
DIV	Divide (unsigned)	DIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?
DIV	Divide (unsigned)	DIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	?				?	?	?	?	?
DIV 386	Divide (unsigned)	DIV Op	Op=doublew.: EAX:=EDX:EAX / Op	?				?	٠:	٠:	?	?
IDIV	Signed Integer Divide	IDIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?
IDIV	Signed Integer Divide	IDIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	?				?	?	?	?	?
IDIV 386	Signed Integer Divide	IDIV Op	Op=doublew.: EAX:=EDX:EAX / Op	?				?	?	?	?	?
MUL	Multiply (unsigned)	MUL Op	Op=byte: AX:=AL*Op if AH=0 ◆	±				?	?	?	?	±
MUL	Multiply (unsigned)	MUL Op	Op=word: DX:AX:=AX*Op if DX=0 ◆	±				?	?	?	?	±
MUL 386	Multiply (unsigned)	MUL Op	Op=double: EDX:EAX:=EAX*Op if EDX=0 ◆	±				?	٠:	٠:	?	±
IMUL i	Signed Integer Multiply	IMUL Op	Op=byte: AX:=AL*Op if AL sufficient ◆	±				?	?	?	?	±
IMUL	Signed Integer Multiply	IMUL Op	Op=word: DX:AX:=AX*Op if AX sufficient ◆	±				?	?	?	?	±
IMUL 386	Signed Integer Multiply	IMUL Op	Op=double: EDX:EAX:=EAX*Op if EAX sufficient ◆	±				?	?	?	?	±
INC	Increment	INC Op	Op:=Op+1 (Carry not affected !)	±				±	±	±	±	
DEC	Decrement	DEC Op	Op:=Op-1 (Carry not affected !)	±				±	±	±	±	
CMP	Compare	CMP Op1,Op2	Op1-Op2	±				±	±	±	±	±
SAL	Shift arithmetic left (≡ SHL)	SAL Op, Quantity		i				±	±	?	±	±
SAR	Shift arithmetic right	SAR Op, Quantity		i				±	±	?	±	±
RCL	Rotate left through Carry	RCL Op, Quantity		i								±
RCR	Rotate right through Carry	RCR Op, Quantity		i								±
ROL	Rotate left	ROL Op, Quantity		i								±
ROR	Rotate right	ROR Op.Quantity		i								±

LOGIC							F	lag	s			
Name	Comment	Code	Operation	0	D	I	T	S	Z	Α	Р	С
NEG	Negate (two-complement)	NEG Op	Op:=0-Op if Op=0 then CF:=0 else CF:=1	±				±	±	±	±	±
NOT	Invert each bit	NOT Op	Op:=Ø Op (invert each bit)									
AND	Logical and	AND Dest,Source	Dest:=Destù Source					±	±	?	±	0
OR	Logical or	OR Dest,Source	Dest:=DestÚSource					H	±	٠:	±	0
XOR	Logical exclusive or	XOR Dest,Source	Dest:=Dest (exor) Source					±	±	?	±	0
SHL	Shift logical left (≡ SAL)	SHL Op, Quantity		i				±	±	?	±	±
SHR	Shift logical right	SHR Op, Quantity		i				±	±	?	±	±


MISC					Flags								
Name	Comment	Code	Operation	0	D	ı	Т	S	Ζ	Α	Р	С	
NOP	No operation	NOP	No operation										
LEA	Load effective address	LEA Dest,Source	Dest := address of Source										
INT	Interrupt	INT Nr	interrupts current program, runs spec. int-program			0	0						


JUMPS	(flags remain unchanged)							
Name	Comment	Code	Operation	Name	Comment	Code	Operatio	n
CALL	Call subroutine	CALL Proc		RET	Return from subroutine	RET		
JMP	Jump	JMP Dest						
JE	Jump if Equal	JE Dest	(≡ JZ)	JNE	Jump if not Equal	JNE Dest	(≡ JNZ)	
JZ	Jump if Zero	JZ Dest	(≡ JE)	JNZ	Jump if not Zero	JNZ Dest	(≡ JNE)	
JCXZ	Jump if CX Zero	JCXZ Dest		JECXZ	Jump if ECX Zero	JECXZ Dest		386
JP	Jump if Parity (Parity Even)	JP Dest	(≡ JPE)	JNP	Jump if no Parity (Parity Odd)	JNP Dest	(≡ JPO)	
JPE	Jump if Parity Even	JPE Dest	(≡ JP)	JPO	Jump if Parity Odd	JPO Dest	(≡ JNP)	


JUMPS	Unsigned (Cardinal)		
JA	Jump if Above	JA Dest	(≡ JNBE)
JAE	Jump if Above or Equal	JAE Dest	$(\equiv JNB \equiv JNC)$
JB	Jump if Below	JB Dest	$(\equiv JNAE \equiv JC)$
JBE	Jump if Below or Equal	JBE Dest	(≡ JNA)
JNA	Jump if not Above	JNA Dest	(≡ JBE)
JNAE	Jump if not Above or Equal	JNAE Dest	(≡ JB ≡ JC)
JNB	Jump if not Below	JNB Dest	$(\equiv JAE \equiv JNC)$
JNBE	Jump if not Below or Equal	JNBE Dest	(≡ JA)
JC	Jump if Carry	JC Dest	
JNC	Jump if no Carry	JNC Dest	


JUMPS S	Signed (Integer)		
JG	Jump if Greater	JG Dest	(≡ JNLE)
JGE	Jump if Greater or Equal	JGE Dest	(≡ JNL)
JL	Jump if Less	JL Dest	(≡ JNGE)
JLE	Jump if Less or Equal	JLE Dest	(≡ JNG)
JNG	Jump if not Greater	JNG Dest	(≡ JLE)
JNGE	Jump if not Greater or Equal	JNGE Dest	(≡ JL)
JNL	Jump if not Less	JNL Dest	(≡ JGE)
JNLE	Jump if not Less or Equal	JNLE Dest	(≡ JG)
JO	Jump if Overflow	JO Dest	
JNO	Jump if no Overflow	JNO Dest	
JS	Jump if Sign (= negative)	JS Dest	
JNS	Jump if no Sign (= positive)	JNS Dest	

General Registers:









Flags: ---ODITSZ-A-P-C

Control Flags (how instructions are carried out):

D: Direction 1 = string op's process down from high to low address

I: Interrupt whether interrupts can occur. 1= enabled

T: Trap single step for debugging

Example:

.DOSSEG ; Demo program

.MODEL SMALL .STACK 1024

Two EQU 2 ; Const

.DATA

VarBDB ?; define Byte, any valueVarWDW 1010b; define Word, binaryVarW2DW 257; define Word, decimalVarDDD 0AFFFFh; define Doubleword, hex

S DB "Hello!",0 ; define String

.CODE

main: MOV AX,DGROUP ; resolved by linker MOV DS,AX ; init datasegment reg

MOV [VarB],42 ; init VarB MOV [VarD],-7 ; set VarD

MOV BX,Offset[S] ; addr of "H" of "Hello !"

MOV AX,[VarW] ; get value into accumulator

 $\begin{array}{lll} \mbox{ADD AX,[VarW2]} & ; \mbox{ add VarW2 to AX} \\ \mbox{MOV [VarW2],AX} & ; \mbox{ store AX in VarW2} \\ \mbox{MOV AX,4C00h} & ; \mbox{ back to system} \end{array}$

INT 21h

END main

Status Flags (result of operations):

C: Carry result of unsigned op. is too large or below zero. 1 = carry/borrow result of signed op. is too large or small. 1 = overflow/underflow sign of result. Reasonable for Integer only. 1 = neg. / 0 = pos.

Z: Zero result of operation is zero. 1 = zero

A: Aux. carry similar to Carry but restricted to the low nibble only

P: Parity 1 = result has even number of set bits