Lógica Digital (1001351)

ufiste

Outros Circuitos Combinacionais

Prof. Ricardo Menotti menotti@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Comparadores

Comparador




Figure 4.22 A four-bit comparator circuit.

figure4.40.v

```
module compare (A, B, AeqB, AgtB, AltB);
     input [3:0] A, B;
     output reg AeqB, AgtB, AltB;
3
4
     always @(A, B)
5
     begin
     AeqB = 0;
    AgtB = 0;
8
    AltB = 0:
9
    if(A == B)
10
1.1
     AeqB = 1;
       else if (A > B)
12
13
      AgtB = 1;
14
       else
        AltB = 1;
15
16
     end
17
   endmodule
```

Comparador por subtração




figure3.46.v

```
module comparator (X, Y, V, N, Z);
      input [3:0] X, Y;
      output V. N. Z:
      wire [3:0] S;
      wire [4:1] C:
 6
      fulladd stageO (1'b1, X[0], ~Y[0], S[0], C[1]);
      fulladd stage1 (C[1], X[1], ~Y[1], S[1], C[2]);
 9
      fulladd stage2 (C[2], X[2], ~Y[2], S[2], C[3]);
10
      fulladd stage3 (C[3], X[3], ~Y[3], S[3], C[4]);
      assign V = C[4] \cap C[3];
11
      assign N = S[3];
12
13
      assign Z = !S;
14
15
    endmodule
16
17
    module fulladd (Cin, x, y, s, Cout);
18
      input Cin, x, y;
19
      output s. Cout:
20
21
      assign s = x ^ y ^ Cin,
22
           Cout = (x & y) | (x & Cin) | (y & Cin);
23
    endmodule
```

figure3.47.v

```
module comparator (X, Y, V, N, Z);
      parameter n = 32;
      input [n-1:0] X, Y;
      output reg V, N, Z;
      reg [n-1:0] S;
      reg [n:0] C;
      integer k;
 8
 9
      always @(X, Y)
10
      begin
        C[0] = 1'b1;
11
       for (k = 0; k < n; k = k + 1)
12
13
       begin
       S[k] = X[k] ^ Y[k] ^ C[k];
14
15
       C[k+1] = (X[k] \& ^Y[k]) | (X[k] \& C[k]) | (^Y[k] \& C[k]);
16
        end
17
       V = C[n] \cap C[n-1]:
18
       N = S[n-1];
       Z = !S;
19
20
      end
21
    endmodule
```

Deslocadores

Deslocamento (shift)




Figure 4.50 A shifter circuit.

figure4.53.v

```
module shifter (W, Shift, Y, k);
     input [3:0] W;
     input Shift;
     output reg [3:0] Y;
     output reg k;
     always @(W, Shift)
     begin
 9
       if (Shift)
10
       begin
     Y[3] = 0;
11
12
     Y[2:0] = W[3:1];
13
      k = W[0];
14
       end
15
       else
16
       begin
17
      Y = W:
       k = 0;
18
19
       end
20
     end
21
    endmodule
```

figure4.54.v

```
module shifter (W, Shift, Y, k);
     input [3:0] W;
     input Shift;
     output reg [3:0] Y;
     output reg k;
      always @(W, Shift)
     begin
 9
       if (Shift)
10
      begin
      Y = W >> 1;
11
12
      k = W[0];
13
       end
14
       else
15
      begin
16
       Y = W;
17
       k = 0:
18
       end
19
     end
20
    endmodule
```

Deslocamento (rotate)

s ₁ s ₀	y_3 y_2 y_1 y_0
0 0	$w_3 \ w_2 \ w_1 \ w_0$
0 1	$w_0 \ w_3 \ w_2 \ w_1$
1 0	$w_1 \ w_0 \ w_3 \ w_2$
1 1	$w_2 \ w_1 \ w_0 \ w_3$

(a) Truth table




Figure 4.51 A barrel shifter circuit.

figure4.55.v

```
module barrel (W, S, Y);
input [3:0] W;
input [1:0] S;
output [3:0] Y;
wire [3:0] T;

assign {T, Y} = {W, W} >> S;
endmodule
```

ULA

ULA

Table 4.1 The functionality of the 74381 ALU.

Operation	Inputs <i>s</i> ₂ <i>s</i> ₁ <i>s</i> ₀	Outputs F
Clear	0 0 0	0000
B-A	0 0 1	B - A
A-B	010	A - B
ADD	0 1 1	A + B
XOR	100	$A \times OR B$
OR	101	A OR B
AND	110	A AND B
Preset	111	1111

12

Table 4.1	The functionality
	of the 74381
	ALU.

Operation	Inputs s ₂ s ₁ s ₀	Outputs F
Clear	0 0 0	0000
В-А	0 0 1	B - A
A-B	010	A - B
ADD	0 1 1	A + B
XOR	100	A XOR B
OR	101	$A ext{ OR } B$
AND	110	A AND B
Preset	111	1111

```
1 // 74381 ALU
2 module alu (S, A, B, F);
    input [2:0] S;
    input [3:0] A, B;
    output reg [3:0] F;
6
    always @(S, A, B)
    case (S)
     0: F = 4'b0000:
10
  1: F = B - A;
11 2: F = A - B;
12 3: F = A + B;
13 4: F = A ^ B;
14 5: F = A \mid B;
15 6: F = A \& B;
    7: F = 4'b1111:
16
    endcase
17
18
19 endmodule
```

Verilog

Operadores em Verilog (1/2)

Table 4.2Verilog operators.

Operator type	Operator symbols	Operation performed	Number of operands
Bitwise	~	1's complement	1
	&	Bitwise AND	2
		Bitwise OR	2
	^	Bitwise XOR	2
	$\sim \land$ or $\land \sim$	Bitwise XNOR	2
Logical	!	NOT	1
	&&	AND	2
		OR	2
Reduction	&	Reduction AND	1
	~&	Reduction NAND	1
		Reduction OR	1
	~	Reduction NOR	1
	٨	Reduction XOR	1
	~^ or ^ ~	Reduction XNOR	1

. .

Operadores em Verilog (2/2)

. . .


Arithmetic	+	Addition	2
	_	Subtraction	2
	_	2's complement	1
	*	Multiplication	2
	/	Division	2
Relational	>	Greater than	2
	<	Less than	2
	>=	Greater than or equal to	2
	<=	Less than or equal to	2
Equality	==	Logical equality	2
	! =	Logical inequality	2
Shift	>>	Right shift	2
	<<	Left shift	2
Concatenation	{,}	Concatenation	Any number
Replication	{{}}	Replication	Any number
Conditional	?:	Conditional	3

Precedencia dos Operadores em Verilog

Table 4.3	Precedence of Verilog operators.		
Operator type	Operator symbols	Precedence	
Complement	! ~ -	Highest precedence	
Arithmetic	* / + -		
Shift	<< >>		
Relational	< <= > >=		
Equality	== !=		
Reduction	& ~& ^ ~^ ~		
Logical	&& 		
Conditional	?:	Lowest precedence	


Erros comuns

Perigo!: Especificação Incompleta



```
module mux3to1(a, b, c, sel, out);
      input [1:0] sel;
      input a, b, c;
      output out;
      reg out;
 6
      always @(a or b or c or sel)
 8
      begin
        case (sel)
 9
          2'b00: out = a;
10
         2'b01: out = b;
11
        2'b10: out = c;
12
        endcase
13
      end
14
    endmodule
15
```

Perigo!: Especificação Incompleta




Evitando a Especificação Incompleta

```
1 always @(a or b or c or sel)
2 begin
3 out = 1'bx 1
4 case (sel) 2
5 2'b00: out = a; 3
6 2'b01: out = b; 4
7 2'b10: out = c; 5
8 endcase 6
9 end 7
```


```
always @(a or b or c or sel)
begin
  case (sel)
    2'b00: out = a;
    2'b01: out = b;
    2'b10: out = c;
    default: out = 1'bx
endcase
end
```

Perigo!: Prioridade Indesejada




```
module binary_encoder(i, e);
      input [3:0] i;
      output [1:0] e;
      reg e;
 4
 5
       always @(i)
 6
       begin
        if (i[0])
 8
 9
           e = 2'b00;
        else if (i[1])
10
           e = 2'b01;
11
        else if (i[2])
12
           e = 2'b10;
13
        else if (i[3])
14
           e = 2'b11;
15
        else
16
          e = 2'bxx;
17
18
       end
    endmodule
19
```

Perigo!: Prioridade Indesejada



Evitando Prioridade Indesejada



```
module binary_encoder(i, e);
      input [3:0] i;
      output [1:0] e;
      reg e;
 5
      always @(i)
 6
      begin
        if (i == 4'b0001)
 9
        e = 2'b00;
        else if (i == 4'b0010)
10
       e = 2'b01;
11
        else if (i == 4'b0100)
12
        e = 2'b10;
13
        else if (i == 4'b1000)
14
       e = 2'b11;
15
        else
16
      e = 2'bxx;
17
      end
18
    endmodule
19
```

Bibliografia

Bibliografia

• Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351)

uf ka

Outros Circuitos Combinacionais

Prof. Ricardo Menotti menotti@ufscar.br

Ineris@ufscar.br

Prof. Luciano de Oliveira Neris

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos