Lógica Digital (1001351)



Circuitos Sequenciais: Máquinas de Estados Finitos

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos

figure6.29.v

```
module simple (Clock, Resetn, w, z);
      input Clock, Resetn, w;
     output z:
      reg [2:1] v, Y;
     parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10;
      // Define the next state combinational circuit
      always @(w, y)
       case (v)
9
         A: if (w) Y = B:
10
            else Y = A:
11
        B: if (w) Y = C;
12
            else Y = A;
13
         C: if (w) Y = C:
14
            else Y = A:
15
         default: Y = 2'bxx;
16
       endcase
17
      // Define the sequential block
      always @(negedge Resetn, posedge Clock)
18
      if (Resetn == 0) v <= A:
19
       else y <= Y;
20
21
      // Define output
     assign z = (y == C);
    endmodule
```

figure6.33.v

```
module simple (Clock, Resetn, w, z);
      input Clock, Resetn, w;
     output reg z:
      reg [2:1] v, Y;
     parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10;
 5
      // Define the next state combinational circuit
      always @(w. v)
      begin
9
       case (v)
10
        A: if (w) Y = B:
11
              else Y = A;
12
        B: if (w) Y = C;
13
            else Y = A;
14
         C: if (w) Y = C:
15
              else Y = A:
16
       default: Y = 2'bxx;
17
       endcase
18
       z = (v == C); //Define output
19
       end
20
      // Define the sequential block
21
      always @(negedge Resetn, posedge Clock)
22
       if (Resetn == 0) v <= A:
23
       else v <= Y:
    endmodule
```

figure6.34.v

```
module simple (Clock, Resetn, w, z);
      input Clock, Resetn, w;
      output z:
      reg [2:1] v;
      parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10;
      // Define the sequential block
      always @(negedge Resetn, posedge Clock)
       if (Resetn == 0) v <= A;
9
        else
10
          case (v)
11
          A: if (w) v <= B;
                 else v <= A;
12
13
            B: if (w) y <= C;
14
                 else v <= A;
15
           C: if (w) v <= C;</pre>
16
                 else y <= A;
17
            default: y <= 2'bxx;</pre>
18
          endcase
19
      // Define output
20
      assign z = (y == C);
    endmodule
```

figure6.35.v

```
module control (Clock, Resetn, w, R1in, R1out, R2in, R2out, R3in, R3out, Done);
      input Clock, Resetn. w:
      output R1in, R1out, R2in, R2out, R3in, R3out, Done:
      reg [2:1] v, Y;
 5
      parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
      // Define the next state combinational circuit
 6
      always @(w. v)
        case (v)
 8
 9
         A: if (w) Y = B:
10
           else Y = A:
11
      B: Y = C;
12
      C: Y = D;
13
        D: Y = A:
14
        endcase
15
      // Define the sequential block
16
      always @(negedge Resetn, posedge Clock)
17
       if (Resetn == 0) y <= A:
18
        else v <= Y:
19
      // Define outputs
      assign R3in = (v == B); assign R3out = (v == D);
20
21
      assign R2in = (y == C); assign R2out = (y == B);
22
      assign R1in = (v == D); assign R1out = (v == C);
23
      assign Done = (v == D):
    endmodule
```

figure6.36.v

```
module mealy (Clock, Resetn, w, z);
      input Clock, Resetn, w;
     output reg z;
      reg v, Y;
 5
     parameter A = 1'b0, B = 1'b1;
      // Define the next state and output combinational circuits
      always @(w, y)
        case (v)
 9
         A: if (w) begin
10
             z = 0: Y = B:
11
             end
12
           else begin
13
           z = 0; Y = A;
14
             end
15
         B: if (w) begin
16
             z = 1; Y = B;
17
             end
18
           else begin
19
            z = 0; Y = A;
20
           and
21
        endcase
22
      // Define the sequential block
23
      always @(negedge Resetn, posedge Clock)
24
      if (Resetn = = 0) y <= A;
25
        else v <= Y:
    endmodule
```

Bibliografia

• Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351)



Circuitos Sequenciais: Máquinas de Estados Finitos

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos