Lógica Digital (1001351)



Projeto de Circuitos Aritméticos com Verilog

Prof. Ricardo Menotti menotti@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos Prof. Luciano de Oliveira Neris Ineris@ufscar.br

figure3.18.v

```
module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output s, Cout;

xor (s, x, y, Cin);
and (z1, x, y);
and (z2, x, Cin);
and (z3, y, Cin);
or (Cout, z1, z2, z3);
endmodule
```

figure3.19.v

```
module fulladd (Cin, x, y, s, Cout);
    input Cin, x, y;
    output s, Cout;
3
4
    xor (s, x, y, Cin);
    and (z1, x, y),
     (z2, x, Cin),
    (z3, y, Cin);
8
    or (Cout, z1, z2, z3);
10 endmodule
```

figure3.20.v

```
module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output s, Cout;

assign s = x ^ y ^ Cin;
assign Cout = (x & y) | (x & Cin) | (y & Cin);
endmodule
```

figure3.21.v

figure3.22.v

```
module adder4 (carryin, x3, x2, x1, x0, y3, y2, y1, y0,
 2
                s3, s2, s1, s0, carryout);
     input carryin, x3, x2, x1, x0, y3, y2, y1, y0;
3
     output s3, s2, s1, s0, carryout;
 5
     fulladd stage0 (carryin, x0, y0, s0, c1);
     fulladd stage1 (c1, x1, v1, s1, c2);
     fulladd stage2 (c2, x2, y2, s2, c3);
 8
     fulladd stage3 (c3, x3, v3, s3, carryout);
   endmodule
11
   module fulladd (Cin, x, y, s, Cout);
    input Cin, x, y;
13
14
    output s. Cout:
15
     assign s = x ^ v ^ Cin:
16
     assign Cout = (x \& y) | (x \& Cin) | (y \& Cin);
17
   endmodule
18
```

figure3.23.v

```
module adder4 (carryin, X, Y, S, carryout);
     input carryin;
     input [3:0] X, Y;
     output [3:0] S;
4
     output carryout;
5
     wire [3:1] C;
7
     fulladd stageO (carryin, X[0], Y[0], S[0], C[1]);
8
     fulladd stage1 (C[1], X[1], Y[1], S[1], C[2]);
Q
     fulladd stage2 (C[2], X[2], Y[2], S[2], C[3]);
10
     fulladd stage3 (C[3], X[3], Y[3], S[3], carryout);
11
   endmodule
```

figure3.24.v

```
module addern (carryin, X, Y, S, carryout);
     parameter n=32;
     input carryin;
 3
     input [n-1:0] X, Y;
     output reg [n-1:0] S;
 5
     output reg carryout;
     reg [n:0] C;
     integer k;
 8
9
     always @(X, Y, carryin)
10
     begin
11
12
       C[0] = carryin;
13
       for (k = 0; k < n; k = k+1)
14
       begin
         S[k] = X[k] ^ Y[k] ^ C[k];
15
         C[k+1] = (X[k] & Y[k]) | (X[k] & C[k]) | (Y[k] & C[k]);
16
           end
17
       carryout = C[n];
18
19
     end
ondmodulo
```

figure3.25.v

```
module ripple_g (carryin, X, Y, S, carryout);
     parameter n = 4;
     input carryin;
 3
     input [n-1:0] X, Y;
     output [n-1:0] S;
5
     output carryout;
     wire [n:0] C;
 8
9
     genvar i;
     assign C[0] = carryin;
10
     assign carryout = C[n];
11
12
     generate
13
       for (i = 0; i \le n-1; i = i+1)
14
       begin:addbit
         fulladd stage (C[i], X[i], Y[i], S[i], C[i+1]);
15
       end
16
     endgenerate
17
   endmodule
```

figure3.26.v

```
module addern (carryin, X, Y, S);

parameter n = 32;

input carryin;

input [n-1:0] X, Y;

output reg [n-1:0] S;

always @(X, Y, carryin)

S = X + Y + carryin;

endmodule
```

figure3.27.v

```
module addern (carryin, X, Y, S, carryout, overflow);
     parameter n = 32;
     input carryin;
     input [n-1:0] X, Y;
     output reg [n-1:0] S;
5
6
     output reg carryout, overflow:
7
     always @(X, Y, carryin)
8
     begin
9
       S = X + Y + carrvin;
10
    carryout = (X[n-1] \& Y[n-1]) | (X[n-1] \& ~S[n-1]) |
11
                   (Y[n-1] & ~S[n-1]);
12
      overflow = (X[n-1] & Y[n-1] & ^S[n-1])
13
                   (^{x}[n-1] & ^{y}[n-1] & S[n-1]);
14
     end
15
16 endmodule
```

figure3.28.v

```
module addern (carryin, X, Y, S, carryout, overflow);
     parameter n = 32;
     input carryin;
     input [n-1:0] X, Y;
4
     output reg [n-1:0] S;
5
     output reg carryout, overflow:
6
     reg [n:0] Sum;
7
 8
     always @(X, Y, carryin)
9
     begin
10
       Sum = \{1'b0, X\} + \{1'b0, Y\} + carrvin;
11
       S = Sum[n-1:0];
12
      carryout = Sum[n];
13
       overflow = (X[n-1] & Y[n-1] & ^S[n-1])
14
                   (^{x}[n-1] & ^{y}[n-1] & S[n-1]);
15
     end
16
   endmodule
```

figure3.29.v

```
module addern (carryin, X, Y, S, carryout, overflow);
     parameter n = 32;
 2
     input carryin;
     input [n-1:0] X, Y;
     output reg [n-1:0] S;
5
6
     output reg carryout, overflow:
 7
     always @(X, Y, carryin)
 8
     begin
9
      \{carrvout, S\} = X + Y + carrvin;
10
      overflow = (X[n-1] & Y[n-1] & ^S[n-1])
11
                   (^{x}[n-1] & ^{y}[n-1] & S[n-1]):
12
     end
13
14 endmodule
```

figure3.30.v

```
module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output reg s, Cout;

always @(x, y, Cin)
{Cout, s} = x + y + Cin;
endmodule
```

figure3.31.v

```
module adder_hier (A, B, C, D, S, T, overflow);
     input [15:0] A, B;
     input [7:0] C, D;
     output [16:0] S;
     output [8:0] T;
5
     output overflow;
6
     wire o1, o2; // used for the overflow signals
8
     addern U1 (1'b0, A, B, S[15:0], S[16], o1);
9
      defparam U1.n = 16;
10
     addern U2 (1'b0, C, D, T[7:0], T[8], o2);
11
     defparam U2.n = 8:
12
     assign overflow = o1 | o2;
13
14 endmodule
```

figure3.32.v

```
module adder_hier (A, B, C, D, S, T, overflow);
     input [15:0] A, B;
     input [7:0] C, D;
     output [16:0] S;
4
     output [8:0] T;
5
     output overflow;
     wire o1, o2; // used for the overflow signals
8
     addern #(16) U1 (1'b0, A, B, S[15:0], S[16], o1);
Q
     addern #(8) U2 (1'b0, C, D, T[7:0], T[8], o2);
10
     assign overflow = o1 | o2;
11
   endmodule
```

figure3.33.v

```
module adder_hier (A, B, C, D, S, T, overflow);
     input [15:0] A, B;
     input [7:0] C, D;
 3
     output [16:0] S;
     output [8:0] T;
 5
     output overflow;
     wire o1, o2; // used for the overflow signals
8
     addern #(.n(16)) U1
9
     ( .carryin (1'b0),
10
       .X (A),
11
12
       .Y (B),
13
       .S(S[15:0]),
       .carryout (S[16]),
14
       .overflow (o1));
15
     addern #(.n(8)) U2
16
        .carryin (1'b0), .X (C), .Y (D), .S (T[7:0]),
17
         .carryout (T[8]), .overflow (o2));
18
     assign overflow = o1 | o2;
19
ondmodulo
```

Representação de Números em Verilog

Seguem o formato <#bits>'<base><valor>

- 12'b100010101001
- 12'o4251
- 12'h8A9
- 12'd2217

Representação de Números em Verilog

Seguem o formato <#bits>'<base><valor>

- 'b100010101001
- 'o4251
- 'h8A9
- 2217

Representação de Números em Verilog

Seguem o formato <#bits>'<base><valor>

- 'b1000_1010_1001
- 'o4251
- 'h8A9
- 2217

Concatenação e Extensão de Sinal

Supondo que A tem 8 bits e B tem 4 bits:

$$S = A + \{4\{B[3]\}, B\};$$

Bibliografia

Bibliografia

• Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351)



Projeto de Circuitos Aritméticos com Verilog

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos