# Lógica Digital (1001351)

uf EX-

Circuitos Sequenciais: Análise de Tempo

Prof. Ricardo Menotti menotti@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos Prof. Luciano de Oliveira Neris Ineris@ufscar.br

### Temporização de um flip-flop




Figure 5.14 Flip-flop timing parameters.






Figure 5.66 A simple flip-flop circuit.

- $t_{su} = 0.6 \text{ ns}$
- $t_h = 0.4 \text{ ns}$
- 0,8 ns  $\leq t_{cQ} \leq$  1,0 ns




**Figure 5.66** A simple flip-flop circuit.

- $t_{su} = 0.6 \text{ ns}$
- $t_h = 0.4 \text{ ns}$
- 0,8 ns  $\leq t_{cQ} \leq$  1,0 ns
- $T_{min} = 1/F_{max}$
- $T_{min} = t_{cQ} + t_{NOT} + t_{su}$
- $T_{min} = 1.0 + 1.1 + 0.6 = 2.7$  ns
- $\bullet$   $F_{max} = 1/2,7 \text{ ns} = 370,37 \text{ MHz}$




**Figure 5.66** A simple flip-flop circuit.

- $t_{su} = 0.6 \text{ ns}$
- $t_h = 0.4 \text{ ns}$
- ullet 0,8 ns  $\leq t_{cQ} \leq$  1,0 ns
- $T_{min} = 1/F_{max}$
- $T_{min} = t_{cQ} + t_{NOT} + t_{su}$
- $T_{min} = 1.0 + 1.1 + 0.6 = 2.7$  ns
- $F_{max} = 1/2,7 \text{ ns} = 370,37 \text{ MHz}$
- $t_{cQ} + t_{NOT} = 0.8 + 1.1 = 1.9 \text{ ns} > t_h = 0.4 \text{ ns}$




- $t_{su} = 0.6 \text{ ns}$
- $t_h = 0.4 \text{ ns}$
- ullet 0,8 ns  $\leq t_{cQ} \leq$  1,0 ns

Figure 5.67 A 4-bit counter.



- $t_{su} = 0.6 \text{ ns}$
- $t_h = 0.4 \text{ ns}$
- ullet 0,8 ns  $\leq t_{cQ} \leq$  1,0 ns
- $T_{min} = 1/F_{max}$
- $\bullet \ \ T_{min} = t_{cQ} + 3(t_{AND}) + t_{XOR} + t_{su}$
- $T_{min} = 1.0 + 3(1.2) + 1.2 + 0.6 = 6.4 \text{ ns}$
- $F_{max} = 1/6,4 \text{ ns} = 156,25 \text{ MHz}$



- $t_{su} = 0.6 \text{ ns}$
- $t_h = 0.4 \text{ ns}$
- 0,8 ns  $\leq t_{cQ} \leq$  1,0 ns
- $T_{min} = 1/F_{max}$
- $\bullet \ \ T_{min} = t_{cQ} + 3(t_{AND}) + t_{XOR} + t_{su}$
- $T_{min} = 1.0 + 3(1.2) + 1.2 + 0.6 = 6.4 \text{ ns}$
- $F_{max} = 1/6,4 \text{ ns} = 156,25 \text{ MHz}$
- $t_{cQ} + t_{XOR} = 0.8 + 1.2 =$ 2.0 ns >  $t_h = 0.4$  ns

Figure 5.67 A 4-bit counter.

### Conceito geral de *clock skew*





Figure 5.68 A general example of clock skew.

### Relógio "distorcido" (clock skew)



- $t_{skew} = 1.5 \text{ ns}$
- $T_{min} = t_{cQ} + 3(t_{AND}) + t_{XOR} + t_{su} t_{skew}$
- $T_{min} = 1.0 + 3(1.2) + 1.2 + 0.6 1.5 = 4.9 \text{ ns}$
- $\bullet \ \ T_{min} = t_{cQ} + 2(t_{AND}) + t_{XOR} + t_{su}$
- $T_{min} = 1.0 + 2(1.2) + 1.2 + 0.6 = 5.2 \text{ ns}$
- $F_{max} = 1/5,2 \text{ ns} = 192,31 \text{ MHz}$

Figure 5.67 A 4-bit counter

### Relógio "distorcido" (clock skew)





Figure 5.67 A 4-bit counter.

- $t_{skew} = 1.5 \text{ ns}$
- $T_{min} = t_{cQ} + 3(t_{AND}) + t_{XOR} + t_{su} t_{skew}$
- $T_{min} = 1.0 + 3(1.2) + 1.2 + 0.6 1.5 = 4.9 \text{ ns}$
- $\bullet \ \ T_{min} = t_{cQ} + 2(t_{AND}) + t_{XOR} + t_{su}$
- $T_{min} = 1.0 + 2(1.2) + 1.2 + 0.6 = 5.2 \text{ ns}$
- $F_{max} = 1/5,2 \text{ ns} = 192,31 \text{ MHz}$
- $t_{cQ} + t_{AND} + t_{XOR} = 0.8 + 1.2 + 1.2 = 3.2 \text{ ns}$ >  $t_h + t_{skew} = 0.4 + 1.5 = 1.9 \text{ ns}$
- $t_{skew} \geq$  2,8 ns

### Exemplo de análise de tempo



**Figure 5.70** Circuit for Example 5.18.

#### Bibliografia

• Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

# Lógica Digital (1001351)

Circuitos Sequenciais: Análise de Tempo



Prof. Ricardo Menotti menotti@ufscar.br

Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos