

EE 271 Final Project Part 4: G-QED

Hugo Chen, Qi Jiang

The screenshot displays the Cadence JasperGold Formal Property Verifier interface. The title bar indicates the session is 'jasper.tcl (session_0) - JasperGold Apps (.../gqed-2023/jgproject) - Main (on caddy18.stanford.edu)'. The interface includes a menu bar (File, Edit, View, Design, Reports, Application, Window, Help) and a toolbar with icons for File, Design Setup, Task Setup, Formal Verification, and Search.


The **Design Hierarchy** pane on the left shows a tree structure with 'gqed (gqed)' at the top, followed by 'copy1 (memory_core_1)', 'copy2 (memory_core_2)', and 'copy3 (memory_core_0)'. The **Property Table** pane on the right displays a list of properties with columns for Type, Name, Engine, and Bound. The table is filtered to show 9 properties.

Type	Name	Engine	Bound
Assume	gqed.stable_in	?	
Assume	gqed.stable_i	?	
Assume	gqed.same_arch_state_at_rst	?	
Cover (related)	gqed.same_arch_state_at_rst;precondition1	PRE	
Assume	gqed.constraint_arch_state	?	
Cover (related)	gqed.constraint_arch_state;precondition1	B	
Assert	gqed.functional_consistency_check	Bm	
Cover (related)	gqed.functional_consistency_check;precondition1	Bm	

The **Console** pane at the bottom shows the following output:

```
per_property_time_limit = 1s * 10 ^ scan
engine_mode = Hp Ht Bm B L
proofgrid_per_engine_max_jobs = 1
max engine jobs = auto
proofgrid_mode = local
proofgrid_restarts = 10
INFO (IPF051): 0.0.PRE: The cover property "gqed.same_arch_state_at_rst;precondition1" was proven unreachable in 0.00 s.
INFO (IPF047): 0.0.B: The cover property "gqed.constraint_arch_state;precondition1" was covered in 35 cycles in 77.46 s.
```

The status bar at the bottom indicates 'Console input ready' and shows a progress bar with 0 + 5 [0] | 1 [1] and a refresh icon.



A brief description of the bug found.

We have the bug found in the gqed constraint_arch_state:precondition1. It could cause by the functional error in our G-QED code.

One or more points on how to improve the G-QED module coverage.

Improving the coverage of the G-QED module involves enhancing the verification strategy to ensure a more thorough exploration of the design space.

1. Variable Sequence Lengths (SEQ_LEN):

Instead of fixing the sequence length (i) during BMC tool initialization, consider exploring various sequence lengths to cover a broader range of scenarios. Vary the sequence length from short to long to ensure the verification process is not biased towards specific input lengths.

2. Randomization of Inputs:

Introduce randomization in the generation of input sequences to explore a wider input space. Use randomization to cover edge cases and scenarios that may not be captured by deterministic sequences.

3. Dynamic Architecture State Initialization:

Dynamically initialize the architecture state of the third copy in the G-QED module based on the saved state from the first copy. Consider varying the initialization point within the saved architecture state to ensure comprehensive coverage.

4. Multiple Functional Consistency Checks:

Perform functional consistency checks for multiple sets of copies, introducing variations in the architecture state tracking or output saving methods. Create additional copies or variations to handle different aspects of the design, such as different memory configurations or operational modes.

5. Sequential and Concurrent Input Execution:

Explore scenarios where inputs are executed sequentially and concurrently across the three copies. Test how the design behaves when inputs are applied in parallel or in specific sequential orders.

6. Explore Design Idling Scenarios:

Investigate different conditions for design idling, such as variations in the duration of idle periods or the criteria for transitioning to idle states. Test how the design handles transitions between active and idle states.