ECE 385

Fall 2021

Experiment # 8

# SOC with USB and VGA Interface in SystemVerilog

Xu Ke / Zhu Xiaohan

LA4/Thursday & 18:00-20:50 Huang Tianhao

#### I. Introduction

In this lab, we use C code VHDL with a monitor and a keyboard to create a very simple game in which we control a ball where it bounced off the walls and where it could not have travelled diagonally. It was controlled by *W*, *A*, *S* and *D* key to travel up, left, down and right, and after each key press, the corresponding ASCII value will also be displayed on the FPGA board. The monitor can display content via VGA connection, and the keyboard sends data to the FPGA board using USB interface. Video Graphics Array (VGA) is a kind of I/O with 15 pins, which are used to send the analog component RGBHV video signals, where RGBHV stands for red, green, blue, horizontal SUNC and vertical SYNC. Universal Serial Bus (USB) is an industry standard that sets requirements for cables and connectors and protocols for connectivity, communication, and power supply between computers, peripherals, and other devices. The NIOS II chip can handle keycodes sent from the keyboard, and the DE2 board has a USB controller to handle data transfers.

#### II. Written description of the operation of your circuit

#### 1. Written description of the entire Lab 8 system

In this lab, we have NIOS interaction similar to Lab7 since some modules are reused (i.e. CLK\_0, NIOS2\_GEN2\_0, Onchip\_Memory2\_0, SDRAM, and SDRAM\_PLL), which are the backbones of the system operation. Clk\_0 generates a clock signal that is to synchronize all components on the same clock. Nios2\_gen2\_0 is our processor to perform operations and read instructions. We have onchip\_memory2\_0 for the memory storage, which is faster than SDRAM but much less in storage space. SDRAM\_PLL generates the clock that enters SDRAM 3ns later than the system clock to give the output enough time to stabilize.

One of the new modules we introduced is the JTAG\_UART module, which allows the communication with NIOS II using terminals on computer. The other modules we have are hPI\_address (select the HPI register to write), HPI\_CS (chip select), HPI\_R (read), HPI\_W (write), and oTG\_hPI\_data (our data), which is specific to the way the Cypress EZ-OTG (CY7C67200) chip that handles the protocol.

#### 2. Written description of the USB protocol

# a) IO\_write and IO\_read:


The Nios II handles the USB protocol with its software, and the keycode that is extracted is outputted to other hardware that checks for keypresses (ie. ball.sv). We had to write out functions such as IO\_write and IO\_read based on the datasheet showed the timing diagram and the order of the operations. For IO\_write: 1) Write address in hpi\_address location 2) Set cs to 0 (active low) 3) Set w to 0 (active low) 4) Write data in hpi\_data location 5) Set w to 1 6) Set cs to w; And for IO\_read: 1) Write address in hpi\_address location 2) Set cs to 0 (active low) 3) Set w to 0 (active low) 4) Store

hpi\_data in temp variable 5) Set w to 1 6) Set cs to 1 7) Return temp. The order of the signals is very important in order to match up with the protocol, and incorrect order/programming can lead to failure of reads or writes

#### b) USBRead and USBWrite:

There is a tri-state buffer between EZ-OTG and NIOS II. The inputs are from NIOS II and they are gated by 1 gate delay because of the tri-state buffer. OTG-Address will determine which register of EZ-OTG the NIOS II will write to. To be specific, 00 will correspond to HPI DATA, 01 will correspond to HPI MAILBOX,10 will correspond to HPI ADDRESS, 11 will correspond to HPI STATUS. NIOS II will perform USB-Write and USB-Read to interact with HPI registers.

#### 3. Block diagram of Top Level



# 4. Module descriptions

# a) VGA Controller

Inputs: Clk, Reset, VGA\_CLK,

Outputs: [9:0] DrawX, [9:0] DrawY, VGA\_SYNC\_N, VGA\_BLANK\_N, VGA\_VS, VGA\_HS

**Description:** This module handles the synchronization of signals where VS implies vertical sync and HS implies horizontal sync of the VGA signal we are outputting in addition to "drawing" pixels

**Purpose**: This module is used to display the ball bouncing on the screen, as an output from the FPGA

#### b) Ball

Inputs: Clk, Reset, Frame CLK, [7:0] Keycode, [9:0] DrawX, [9:0] DrawY

Outputs: logic is ball

**Description:** This module updates the position and motion of the ball only at the rising edge of frame clock and if no keys are pressed it keeps the motion unchanged.

**Purpose**: This module is used to calculate the positions and reacts to keypresses which are from the user via the keyboard.

#### c) Color Mapper

Inputs: is\_ball, [9:0] DrawX, [9:0] DrawY

*Outputs*: [7:0] VGA\_R, [7:0] VGA\_G, [7:0] VGA\_B

**Description:** This module decides which color to be output to VGA for each pixel and whether the pixel belongs to ball or background and uses RGB color selection.

**Purpose**: This module is used to draw the ball, background, and implement RGB colors on screen.

#### d) hpi io intf

```
// Buffer (register) for from_sw_data_out because inout bus should be driven // by a register, not combinational logic. logic [15:0] from_sw_data_out_buffer;
// TODO: Fill in the blanks below.
always_ff @ (posedge Clk)
begin
if(Reset)
      end
       else
            from_sw_data_out_buffer <= from_sw_data_out;
                                            -- From_sw_address;
<= from_sw_r;
<= from_sw_w;
<= from_sw_cs;
<= 1'b1;|
<= OTG_DATA;</pre>
            OTG ADDR
            OTG_WR_N
            OTG_CS_N
            OTG RST N
            from_sw_data_in
      end
 end
 // OTG_DATA should be high Z (tristated) when NIOS is not writing to OTG_DATA inout bus.
// Look at tristate.sv in lab 6 for an example.
assign OTG_DATA = ~from_sw_w ? from_sw_data_out_buffer : {16'bz};
```

*Inputs*: Clk, Reset, from\_sw\_r, from\_sw\_w, from\_sw\_cs, from\_sw\_reset, [15:0] from sw data out, [1:0] from sw address

*Outputs*: OTG\_RD\_N, OTG\_WR\_N, OTG\_CS\_N, OTG\_RST\_N, [1:0] OTG\_ADDR, [15:0] from sw data in,

**Description:** This module is the interface between NIOS II and EZ-OTG chip, a hardware tri-state buffer using buffer (register) for from\_sw\_data\_out.

**Purpose**: This module is used to send read, write, cs, reset, data and address signals to the EZ-OTG chip, and OTG\_DATA should be high Z (tristated) when NIOS is not writing to OTG\_DATA inout bus.

#### e) lab8

```
Imodule lab8( input
                                                                       CLOCK_50,
                             input [3:0]
output logic [6:0]
// VGA Interface
                                                                                                     //bit 0 is set up as Reset
                                                                       KEY.
                                                                       HEXO, HEX1,
                             output logic [7:0]
                                                                       VGA_R,
                                                                                                      //VGA Red
                                                                        VGA_G,
                                                                                                          VGA Green
                                                                                                       //VGA Blue
                                                                        VGA_B,
                                                                        VGA_CLK,
                             output logic
                                                                                                       //VGA clock
                                                                                                    //VGA Sync signal
//VGA Blank signal
//VGA virtical sync signal
//VGA horizontal sync signal
                                                                        VGA_SYNC_N.
                                                                        VGA_BLANK_N,
                                                                        VGA_VS,
                                                                        VGA_HS.
                              // CY7C67200 Interface
                             inout wire [15:0] OTG_DATA, output logic [1:0] OTG_ADDR, output logic OTG_CS_N,
                                                                                                     //CY7C67200 Data bus 16 Bits
//CY7C67200 Address 2 Bits
//CY7C67200 Chip Select
//CY7C67200 Write
                                                                        OTG_RD_N,
                                                                                                    //CY7C67200 Read
//CY7C67200 Reset
                                                                       OTG_WR_N,
                           Input OTG_RST_N, //CY7C

OTG_INT, //CY7C

// SDRAM Interface for Nios II Software
Output logic [12:0] DRAM_ADDR, //SDRA
inout wire [31:0] DRAM_DQ, //SDRA
Output logic [1:0] DRAM_BA, //SDRA
Output logic [3:0] DRAM_DQM, //SDRA
Output logic [3:0] DRAM_RAS N
                                                                                                       //CY7C67200 Interrupt
                                                                                               //SDRAM Address 13 Bits
//SDRAM Data 32 Bits
//SDRAM Bank Address 2 Bits
//SDRAM Data Mast 4 Bits
//SDRAM Row Address Strobe
//SDRAM Column Address Strobe
//SDRAM Clock Enable
//SDRAM Write Enable
                                                                       DRAM_CAS_N,
                                                                        DRAM_CKE,
                                                                       DRAM_WE_N,
                                                                        DRAM_CS_N,
                                                                                                      //SDRAM Chip Select
                                                                                                      //SDRAM clock
                                                                       DRAM_CLK
                                            );
         logic Reset_h, Clk;
logic [7:0] keycode;
logic [9:0] DrawX,DrawY;
logic is_ball;
          assign clk = CLOCK_50:
          always_ff @ (posedge Clk) begin
Reset_h <= ~(KEY[0]);
Reset_ball <= ~(KEY[1]);</pre>
                                                                                // The push buttons are active low // Reset the ball's position
```

Inputs: CLOCK 50, [3:0] KEY, OTG INT

Outputs: [6:0]HEX0,HEX1, [7:0] VGA\_R, VGA\_G, VGA\_B, VGA\_CLK, VGA\_SYNC\_N, VGA\_BLANK\_N, VGA\_VS, VGA\_HS, [1:0] OTG\_ADDR, OTG\_CS\_N, OTG\_RD\_N, OTG\_WR\_N, OTG\_RST\_N, [12:0] DRAM\_ADDR, [1:0] DRAM\_BA, [3:0] DRAM\_DQM, DRAM\_RAS\_N, DRAM\_CAS\_N, DRAM\_CKE, DRAM\_WE N, DRAM\_CS\_N, DRAM\_CLK

Inouts: [15:0] OTG\_DATA, [31:0] DRAM\_DQ

**Description:** This module is the top level, all inputs and outputs go through it, and this module helps them communicate with one another.

*Purpose*: This module is used to connect the NIOS to all the blocks and drivers.

# f) Platform Designer Modules

= clk_0	Clock Source
clk_in	Clock Input
clk_in_reset	Reset Input
clk	Clock Output
clk_reset	Reset Output

This is the clock module which simply the 50Mhz generated by the FPGA. The clk goes from here to all the other clocks inputs

```
clk1 Clock Input

s1 Avalon Memory Mapped Slave

reset1 Reset Input
```

This is our on-chip memory, which is often smaller than SRAM in size but faster and actually on the chip. The data width is 32 bits and the total memory size is 16 bytes

⊟ sdram	SDRAM Controller Intel FPGA IP	
clk	Clock Input	
reset	Reset Input	
s1	Avalon Memory Mapped Slave	
wire	Conduit	

This is our SDRAM that we use to store the software program due to the limited onchip memory. We have to use an SDRAM controller to interface with the bus since we have row/column addressing and constantly needs to refresh in order to retain data.

```
□ sdram_pll

inclk_interface

inclk_interface_...

pll_slave

c0

Clock Input

Avalon Memory Mapped Slave

Clock Output

Clock Output
```

This module generates the clock that goes into the SDRAM. The PLL allows us to account for delays, specifically 3ns in order to have the SDRAM wait for the outputs to stabilize.

```
System ID Peripheral Intel FP...

clk

Clock Input

reset

Reset Input

control_slave

Avalon Memory Mapped Slave
```

This is an ID checker which ensure the compatibility between hardware and software.

```
🗆 🖳 ni os2_gen2_0
                        Nios II Processor
    clk
                         Clock Input
                         Reset Input
    reset
                         Avalon Memory Mapped Master
    data_master
                         Avalon Memory Mapped Master
    instruction_master
                         Interrupt Receiver
    debug_reset_request | Reset Output
                        Avalon Memory Mapped Slave
    debug_mem_slave
                        Custom Instruction Master
    custom_instructi...
```

This is an IP based 32-bit CPU which can programmed using a high-level language.

☐ keycode	PIO (Parallel I/O) Intel FPGA IP	
clk	Clock Input	
reset	Reset Input	
s1	Avalon Memory Mapped Slave	
external_connection	Conduit	

This is a simple 8 bit-wide PIO block, which outputs the keycode from the IO\_READ (keyboard).

□ otg_hpi_address	PIO (Parallel I/O) Intel FPGA IP	
clk	Clock Input	
reset	Reset Input	
s1	Avalon Memory Mapped Slave	
external_connection	Conduit	

This is a simple PIO block, which outputs the 2-bit value corresponding to the specific HPI register.

□ otg_hpi_data	PIO (Parallel I/O) Intel FPGA IP	
clk	Clock Input	
reset	Reset Input	
s1	Avalon Memory Mapped Slave	
external_connection	Conduit	

This is a simple 32 bit-wide PIO block, which is inout because data is both read from and written to here.

```
□ otg_hpi_r

clk

reset

s1

external_connection

Clock Input

Reset Input

Avalon Memory Mapped Slave

Conduit
```

This is a simple PIO block, which is a 1bit output corresponding to a "read" enable signal

```
□ otg_hpi_w

clk

reset

Reset Input

sl

Avalon Memory Mapped Slave

external_connection

Conduit
```

This is a simple PIO block, which is a 1bit output corresponding to a "write" enable signal

```
Dotg_hpi_cs

clk

clk

reset

Reset Input

Avalon Memory Mapped Slave

external_connection

Conduit
```

This is a simple PIO block, which is a 1bit output corresponding to a "chip enable" signal

```
clk Clock Input
reset Reset Input
sl Avalon Memory Mapped Slave
external connection Conduit
```

This is a simple PIO block, which is a 1bit output corresponding to a "reset" signal

# III. Answers to both hidden questions

What are the advantages and/or disadvantages of using a USB interface over PS/2 interface to connect to the keyboard? List any two.

One advantage is that if you want to use PS/2 mouse or keyboard, you need to shut down the system, plug it in then reboot it while for USB you can just plug it into the system and after a second or so you can use it.

One disadvantage is that PS/2 has faster response than USB because PS/2 directly connects to the MOBO while USB connects to the BUS which then makes contact with the MOBO.

Notice that Ball\_Y\_Pos is updated using Ball\_Y\_Motion. Will the new value of Ball\_Y\_Motion be used when Ball\_Y\_Pos is updated, or the old? What is the difference between writing "Ball\_Y\_Pos\_in = Ball\_Y\_Pos + Ball\_Y\_Motion;" and "Ball\_Y\_Pos\_in = Ball\_Y\_Pos + Ball\_Y\_Motion\_in;"? How will this impact behavior of the ball during a bounce, and how might that interact with a response to a keypress?

The new value of Ball Y Motion in will be used when Ball Y Pos is updated.

Ball\_Y\_Pos\_in and Ball\_Y\_Motion\_in indicates the next position and next movements, while Ball\_Y\_Pos and Ball\_Y\_Motion indicates the current position and current movements

If we write "Ball\_Y\_Pos\_in = Ball\_Y\_Pos + Ball\_Y\_Motion", when the ball reaches the edge of the screen, it will bounce back in the next cycle which means it will run into the wall a little bit. And when we press the key (not in the same direction as the previous one), it will also be a little bit delay (one cycle) until it turns. But if we write "Ball\_Y\_Pos\_in = Ball\_Y\_Pos + Ball\_Y\_Motion\_in;" As soon as we press the key (not in the same direction as the previous one) or reaches the wall. The ball changes direction immediately in that cycle which is what we want.

# V. Answers to post-lab questions

#### 1. What is the difference between VGA clk and Clk?

VGA\_Clk runs at 25Mhz where as Clk runs at 50 Mhz while the VGA\_Clk is used to update the monitor frames while the Clk is used for the FPGA.

# 2. In the file io\_handler.h, why is it that the otg\_hpi\_data is defined as an integer pointer while the otg\_hpi\_r is defined as a char pointer?

Because an integer is 32 bits while a char is 8 characters, for otg\_hpi\_data we need the integer pointer due to 32-bit-wide data while for otg\_hpi\_r we only need a char pointer to point to the HPI registers because we only have 4 registers and the system cannot allocate less than a byte. Thus, defining otg\_hpi\_data as an integer pointer and otg\_hpi\_r as a char pointer can save space and can satisfy the demand.

# 3. Document the Design Resources and Statistics in following table.

LUT	2688
DSP	10 (2+2+4+2)
Memory (BRAM)	55296
Flip-Flop	2236
Frequency	118.12mHZ
Static Power	105.28mV
Dynamic Power	27.66mW
Total Power	207.12mW

#### VI. Conclusion

In general, there were few problems during the demo, except that the ball might move diagonally in some corners, which we solved by reversing one direction after the collision and clearing the other. On a hexadecimal display, the pressed key displays correctly on the FPGA board.

Although the lab seems to be difficult at first, as we understood the different aspects and worked on it, the pieces began to decline together. The most confusing part and biggest problem was that a keyboard didn't work with our board sometimes, which caused a lot of confusion and took some time to the debug but easy problem to solve with the keyboard from the laboratory. Generally speaking, the lab provides a good introduction to implementing I/O and gives us inspiration about our final project.