# Towards a Universal FPGA Matrix-Vector Multiplication Architecture

Srinidhi Kestur<sup>†</sup>, John D. Davis<sup>‡</sup>, Eric S. Chung<sup>‡</sup>

† Dept. of Computer Science and Engineering, The Pennsylvania State University

‡ Microsoft Research Silicon Valley

kesturvy@cse.psu.edu, {joda, erchung}@microsoft.com

Abstract—We present the design and implementation of a universal, single-bitstream library for accelerating matrixvector multiplication using FPGAs. Our library handles multiple matrix encodings ranging from dense to multiple sparse formats. A key novelty in our approach is the introduction of a hardware-optimized sparse matrix representation called Compressed Variable-Length Bit Vector (CVBV), which reduces the storage and bandwidth requirements up to 43% (on average 25%) compared to compressed sparse row (CSR) across all the matrices from the University of Florida Sparse Matrix Collection. Our hardware incorporates a runtimeprogrammable decoder that performs on-the-fly decoding of various formats such as Dense, COO, CSR, DIA, and ELL. The flexibility and scalability of our design is demonstrated across two FPGA platforms: (1) the BEE3 (Virtex-5 LX155T with 16GB of DRAM) and (2) ML605 (Virtex-6 LX240T with 2GB of DRAM). For dense matrices, our approach scales to large data sets with over 1 billion elements, and achieves robust performance independent of the matrix aspect ratio. For sparse matrices, our approach using a compressed representation reduces the overall bandwidth while also achieving comparable efficiency relative to state-of-the-art approaches.

Keywords-FPGA; dense matrix; sparse matrix; spMV; reconfigurable computing

### I. INTRODUCTION

The popularity of tuned software libraries such as MKL [1], cuBLAS [2] and cuSPARSE [3] has propelled CPUs and GPUs to the forefront of high performance computing (HPC). In recent years, the increased capacity and performance of commodity FPGAs has opened the door towards customizable, reconfigurable "silicon" for mission-critical applications in HPC. From the perspective of flexibility and performance, FPGAs are a potent option—especially if the hardware designs can be similarly implemented and operated as flexible software libraries. To facilitate adoption, a properly designed FPGA library for HPC would ideally provide high performance, support arbitrarily large data sets, and require minimal or no reconfiguration for different problem parameters or input formats.

In this work, we dedicate our efforts towards developing a universal, single-bitstream library for accelerating doubleprecision matrix algebra. Our choice of the FPGA and the library design are guided by several trends. Over the last four decades, sparse matrix sizes have grown exponentially by nearly four orders of magnitude, as shown in Figure 1 [4]. Using general-purpose processors (CPUs), the matrix problem sizes have typically scaled with the available memory capacity of large servers. Unfortunately, the same is not true for general-purpose GPUs (GPGPUs), which must rely on blocking to sidestep the lack of large DRAM capacity. Commercially-available FPGA systems, such as the BEE3 [5], have access to large memory capacities comparable to servers targeting the same application space. While GPGPUs have gained wider acceptance in the HPC community due to their substantial peak floating-point performance, the strength of the FPGA is in the fraction of peak performance that can be extracted for each application—even in double-precision floating-point, which has traditionally been unfavorable for the FPGA.

A Universal MVM Library. The heart of our universal library is an FPGA-based matrix-vector multiplication (MVM) kernel, which solves y = Ax, where x and y are vectors and A is a large matrix, on the order of gigabytes or larger. Our goal towards a universal library requires us to handle a multitude of matrix formats, ranging from dense to multiple sparse encodings. The challenges are two-fold: (1) for dense MVM (DMVM), efficient memory blocking and low overhead floating-point units are required to sustain constant performance even in the presence of short vectors and (2) for sparse MVM (SMVM), high hardware utilization must be maintained even in the presence of irregular memory access patterns.

While there are many prior works on the development of MVM kernels for both dense *or* sparse matrices, our implementation only requires a single bitstream to handle both dense *and* sparse formats, can support arbitrary matrix sizes up to the memory capacity of the system, and is agnostic to the matrix aspect ratio. Furthermore, a key novelty in our approach is a hardware-optimized format that minimizes the storage overhead used to encode matrices of any type. Compared to the traditional Coordinate (COO) or Compressed Sparse Row (CSR) formats, our Compressed Variable-Length Bit Vector (CVBV) approach substantially reduces the storage and memory bandwidth needed to handle large matrices. Finally, we demonstrate the scalability of our approach with implementations on the Virtex-5-based BEE3 and Virtex-6-based ML605 platforms.

**Outline.** The remainder of this paper is organized as follows. Section II describes the development of a universal format






Figure 1. Sparse Matrix Sizes over Time (re-printed from [4]).

decoder designed to handle a wide variety of dense and sparse matrix formats. Section III presents the design of the universal MVM library and related results. Section IV covers related work. We offer conclusions in Section V.

## II. A UNIVERSAL FPGA LIBRARY FOR MVM

In this section, we describe the requirements of developing a universal MVM library targeting the FPGA. Our goal is to develop a single bitstream that can be treated as a "library" while being agnostic to matrix formats. Our design incorporates a flexible decoder that enables us to specify the characteristics of a dense or sparse matrix format at runtime. This unique feature adds a dimension of flexibility missing from other libraries or previous FPGA-based MVM kernels restricted to single formats. We first describe several popular sparse formats. We then present our hardware-optimized intermediate format, which exploits the bit-manipulation capabilities of the FPGA. Finally, we present an in-depth overview of the universal sparse format decoder.

# A. Conventional Sparse Data Formats

A substantial body of literature has explored the optimization of sparse formats and algorithms for CPUs [6, 7, 1] and GPGPUs [8, 9, 10, 11, 12]. In general, these optimizations aim to minimize the irregularity of the matrix structure by selecting a format best suited for the matrix kernel. We first discuss the well-known formats-COO, CSR, and ELLthat are supported by standard sparse matrix packages like SPARSKIT [13]. Figure 2 illustrates these formats for an example sparse matrix. A key advantage of our new format is that it can be constructed at runtime to reduce the bandwidth requirements between a host processor and the FPGA. In general, the in-memory storage requirements of our format are less than other formats, allowing larger problem sizes given a fixed amount of DRAM. Further, we can easily convert many sparse formats into our bit vector format at runtime—obviating the need for a pre-conversion step.




Figure 2. Various Formats Used to Encode Matrices.

**Coordinate Format (COO).** As shown in Figure 2 the *coordinate* (COO) format employs three linear arrays to store information about the matrix: data, indices, and row. The data array stores nonzero values. The indices array stores the column index for each nonzero value and the row array stores the row value for each nonzero array. For our double precision matrix, the storage overhead, assuming 32-bit row and index pointers is:  $(8B+4B+4B) \times Nz$ , where Nz is the number of nonzero values.

Compressed Sparse Row Format (CSR). The compressed sparse row (CSR) format is the most widely adopted format and is very similar to COO. CSR explicitly stores the sparse data and associated column index values as shown in Figure 2. Rather than storing rows per value, CSR only stores pointers to the next row in the ptr array. This encodes variable length rows in the matrix and reduces the overall storage to:  $(8B+4B) \times Nz + 4B \times NumRows$ . While the reduced storage requirements of CSR enables larger problem sizes in memory, the possibility of variable-length rows complicates the decoding when assigning work to processing units on a row-by-row basis.

ELL Format. The ELLPACK/ITPACK (ELL) format is a generalized form of the diagonal sparse matrix format (DIA). ELL exploits the observation that the row pointer or value is not explicitly required for a fixed length representation. As shown in Figure 2, the data array is an M-by-K dense array, where the number of columns is determined by the row with the most nonzero entries, K, in the original Mby-N sparse matrix. A second indices array stores the column index values associated with each nonzero value. All rows are padded to length K. This padding is a source of additional storage overhead that does not exist in the CSR format, but the ELL format does not require M row pointers (ptr) and is easy to decode. The storage overhead for this format is:  $(8B + 4B) \times M \times K$ . However, the amount of padding can vary dramatically depending on the distribution of the number of nonzero values across the rows. If the distribution is uniform, ELL can occupy less storage than CSR. If the distribution is skewed, the storage requirements for ELL can be much larger than CSR.

	matrix	rows	cols	nonzeros	% nonzeros	CSR	COO	ELL	BV	CBV	CVBV
	conf5_0-4x4-10	3072	3072	119808	1.27%	1.0	1.32	0.99	1.47	0.70	0.76
Selected inputs used in [8, 14]	dw8192	8192	8192	41746	0.06%	1.0	1.25	1.47	16	0.69	0.83
	psmigr_2	3140	3140	540022	5.48%	1.0	1.33	13.31	0.86	0.77	0.92
	scircuit	170998	170998	958936	0.00%	1.0	1.26	59.42	300	0.71	0.83
	t2d_q9	9801	9801	87025	0.09%	1.0	1.29	0.98	12	0.68	0.76
	epb1	14734	14734	95053	0.04%	1.0	1.27	1.03	23	0.68	0.77
	raefsky1	3242	3242	294276	2.80%	1.0	1.33	1.19	1.03	0.69	0.71
	torso2	115967	115967	1033473	0.01%	1.0	1.29	1.08	131	0.70	0.76
	Mean	361922	361132	4448472	1.82%	1.0	1.26	390	928	0.89	0.75
	Median	4182	5300	40424	0.23%	1.0	1.27	2.77	5.03	0.91	0.74
Statistics for all matrices [4]	Stdev	3339878	3333546	55947269	6.10%	1.0	0.06	6092	10526	0.09	0.04
	Min	2	3	3	0.000002%	1.0	0.85	0.55	0.55	0.64	0.57
	Max	118142142	118142155	1949412601	76.0%	1.0	1.33	250108	380151	1.01	0.98

Table I

CHARACTERIZATION OF ALL SPARSE INPUT MATRICES FROM THE UNIVERSITY OF FLORIDA SPARSE MATRIX COLLECTION [4]. STORAGE VALUES NORMALIZED TO CSR FORMAT.

### B. FPGA-Optimized Bit Vector Formats (\*BV)

The previously described formats are highly processorcentric (i.e., employ word-level encodings) and do not leverage the fine-grained, bit-level manipulation capabilities of the FPGA. We propose a series of highly compact sparse matrix storage representations optimized for the FPGA, which also incur low overheads in encoding and decoding. All \*BV representations are stored in a contiguous array and not constrained by word-level alignment requirements, making them ideally suited for manipulation by FPGAs.

**Bit-Vector** (**BV**). The first and simplest *bit vector* (**BV**) representation simply encodes the zeros and nonzeros of a matrix using a dense bitmask, where '0' denotes a zero value and '1' denotes a nonzero value in the column and row location. The storage requirement for BV is  $8B \times NZ + 1bit \times M \times N$ . BV has a lower sparse matrix storage requirement than CSR when the percentage of nonzero values in the matrix is greater than 3%.

**Compressed Bit-Vector** (**CBV**). An optimization of BV is the *Compressed Bit Vector* (**CBV**), where contiguous sequences of zeros and nonzeros are encoded using a fixed-width run-length encoding. For example, a single bit can be used to encode either a '0' (zero) or '1' (nonzero), followed by a 31-bit field that encodes the number of contiguous zeros or nonzeros. In the run-length encoding scheme, the 31-bit field must be large enough to store the largest number of contiguous values.

Compressed Variable-Length Bit-Vector (CVBV). The CBV format can be further improved using the Compressed Variable-Length Bit Vector (CVBV) scheme. In CVBV, the run-length encoding can be stored using a variable-length data field, which offers increased storage savings if cluster sizes tend to be small. In the CVBV scheme, a 4-bit header is attached to the beginning of a cluster of zeros or nonzeros. The first bit indicates a zero (0) or nonzero (1) value. The next three bits indicate how many nibbles (4-bits) are used to store the count, or up to 4 bytes.





Figure 3. CVBV Storage (normalized to CSR) for all UCF Matrices [4].

# C. Analysis of \*BV

To characterize the effectiveness of the various bit-vector formats, we exhaustively profiled all 2547 matrices from the University of Florida sparse matrix collection [4]. Table I compares the storage requirements across all formats for commonly cited matrices [8, 14] and the entire collection.

A notable result of Table I is that CVBV achieves on average the lowest storage overhead (75% of CSR) and never exceeds CSR for any matrix. Across 2547 matrices, the low standard deviation of CVBV indicates the robustness of the format. Our analysis found that in many real-world matrices, the zero and nonzero elements tend to cluster—further, in all cases, cluster sizes can be encoded with a 31-bit data field. We found that the nonzero cluster size was relatively small—thus, the version of CVBV and CBV we employ only encodes the zeros using run-length encoding while the nonzero values are encoded as single bits.

**CVBV vs. CSR.** Figure 3 illustrates the storage costs (including data) of CVBV normalized to CSR across all 2547 matrices. The impact of variable-length encoding using CVBV dramatically reduces storage overheads compared to CSR by 25% on average and up to 43% in the best case. In all cases, CVBV never exceeds the storage requirements of CSR (0.98). The x-axis of Figure 3 highlights CVBV's sen-






Figure 4. CSR, CVBV Overheads vs. Sparsity, Column Size (across all 2547 UCF Matrices [4]). Sparsity Index = 10 + log(nnz/total).

sitivity to the matrix column size. In general, matrices with large column dimensions and low percentage of nonzeros require more bits to encode long sequences of zeros.

Figure 4 offers a more precise characterization of the overheads of CVBV and CSR with respect to matrix sparsity and column dimension. Each matrix—represented as a point along the y-axis—quantifies the overhead of CSR or CVBV relative to the data. Each matrix in Figure 4 is color-coded according to a Sparsity Index, which characterizes the sparsity of the matrix—i.e., log(nnz/total) plus a y-offset of 10. In general, darker colors indicate sparser matrices, while lighter colors indicate denser matrices.

When examining CVBV, a general trend emerges. First, matrices with small column dimensions and high density incur the lowest overheads (towards the bottom-left of Figure 4), as fewer bits are needed to encode zeros. On the other end, matrices that are sparser (darker colors) tend to incur higher overheads due to longer sequences of zeros. Finally, sparse matrices with large column dimensions incur the highest overhead as shown by several data points in the upper-right of Figure 4.

**Discussion.** For all \*BV representations, we have opted for a simple encoding and decoding scheme. More advanced methods for encoding sparse data exist, such as arithmetic codes, but they have the drawback of being very complex to encode and decode, making them ill-suited for use at runtime, and they have much higher hardware implementation costs. The benefits of CBV and CVBV are two-fold: (1) compared to CSR, larger problem set sizes can be stored given a fixed memory capacity and (2) reduced off-chip bandwidth requirements, which raises the potential peak performance of a given MVM library. As discussed in [4], the sparse matrix size continues to grow unabated, favoring more compact sparse matrix representations.

## D. Building a Universal Sparse Format Decoder

Many sparse matrix packages provide the ability to transform one sparse format into another, generally using an intermediate representation. A unique feature of our MVM implementation is the ability to process matrices in multiple sparse formats without an explicit conversion step. Our design incorporates a runtime programmable decoder placed between the memory-to-computation datapath. The key insight behind our universal format decoder is the use of special format descriptors that enable us to programmatically convert the meta-data encoded in another sparse matrix format (e.g., COO, CSR, ELL, DIA) into CBV or CVBV.

Algorithm 1 describes the high-level procedure of the decoder. Any of the conventional sparse formats described in Section II-A can be characterized by several runtime parameters: (1) number of rows and columns of matrix A, (2) number of nonzero values, and (3) up to three streams of data in memory. Within the procedure, each of the streams are represented as FIFO objects that contiguously store data and meta-data about a given sparse matrix. By convention, stream[0] always refers to the data stream; stream[1] refers to the column stream; and stream[2], if required by a given sparse format, refers to the row stream.

Each stream is associated with a collection of bit fields populated at runtime. These metadata descriptors describe the meaning of the stream values and how to translate each nonzero of matrix A into matrix coordinates, which can then be used to encode the CBV or CVBV. The descriptors define parameters such as: (1) type of stream data (e.g., a nonzero value versus metadata), (2) fixed-length streams (e.g., Dense, ELL, or DIA) vs. variable-length (e.g., COO and CSR), (3) pointer to the given stream in memory, and (4) whether each element of the stream is a pointer into another array (e.g., row array in CSR) or a direct index into the matrix (e.g., column array in CSR).

For brevity, our procedure only considers row-major representations, but column-major duals also exist. In the case of fixed-length representations (e.g., ELL), we specify a *K* parameter, the number of elements in the row. Furthermore, in some cases, representations with fixed length rows have padded values, which must be stripped out of the FIFO stream using a pad token. Another descriptor is a pivot value, which is needed in formats such as DIA. The pivot is used

# Algorithm 1 Universal Matrix Format Decoder.

```
Input: queue streams[3]
Output: Compressed data and sequence numbers
 1: data = streams[0].head
 2: cx = streams[1].head
3: rx = streams[2].head
 4: rowStream = FixedLenRows? stream[0] : stream[2]
5: for i = 0 \rightarrow NNZ - 1 do
      r = RowAddress? rx : ((rowStream.idx-1)/K)
      c = cx + ((pivot == -1) ? r : pivot)
      seq = r * COLS + c //converts to CVBV
      stream[0].dequeue()
10:
      if stream[1] then
         stream[1].dequeue()
11:
      end if
12:
13:
      if RowAddress then
14:
         stream[2].dequeue()
      else if (rx - streams[1].idx) > 1 then
15.
         stream[2].dequeue()
17:
      end if
18: end for
```

to translate a relative offset into a real matrix coordinate. To illustrate how Algorithm 1 operates, we enumerate the parameter settings needed to support various dense and sparse formats.

- All. Number of rows, columns, and nonzero elements, and a streams[0]. Other streams null, unless specified.
- Dense. streams[0] is fixed length of number of columns.
- **COO.** streams[2:0] are variable length. streams[2:1] provide absolute column and row addresses.
- **CSR.** Same as COO, except *streams*[2] provides row pointers. Note that line 6 in Algorithm 1, calculates the correct row index by setting *K* = 1.
- **ELL.** streams[1:0] are fixed length of K and there is a pad symbol. streams[1] provides column addresses.
- **DIA.** Same as ELL, pivot value set to -1. Column addresses are relative to the diagonal.

# III. MATRIX-VECTOR MULTIPLICATION IMPLEMENTATION

Our implementation of the universal MVM library builds upon the previous work of Kestur et al. [15] to develop a double-precision BLAS Level 1 and Level 2 kernel. In the original design, the authors developed a scalable stall-free accumulator that offered robust, sustained performance independent of the matrix aspect ratio. However, the original design could only support problems that fit within on-chip memory, making it less practical for real-world applications.

In this work, we extend the original BLAS architecture to support large data set sizes up to the memory system capacity (in the case of the BEE3, 16GB or over billion matrix elements). Further, our design handles both dense (DMVM) and sparse (SMVM) matrix-vector multiplication by incorporating: (1) a flexible DMA engine for tiled and

irregular accesses, (2) a universal decoder (see Section II-D), and (3) cache structures for handling the irregularity of memory accesses in sparse matrices.

The combination of support for large-scale DMVM, SMVM, and universal decoding offers a single-bitstream solution that can be used to support a wide variety of inputs in memory—from dense matrices of arbitrary aspect ratios to sparse matrices with varying amounts of sparsity. Our design effectively provides a library comparable to the Intel's Math Kernel Library (MKL) [1] or Nvidia's cuBLAS [2] and cuSPARSE [3] libraries. Furthermore, we show in this work that our design is flexible and scalable across different FPGAs and platforms such as the BEE3 (16GB of DRAM) and the ML605 LX240T Virtex-6 FPGA (2GB of DRAM). Our design can be further mapped to newer systems with increased FPGA capacity and bandwidth (e.g., BEE4 [16]).

## A. Large-Scale Dense Matrix-Vector Multiply Architecture

In this section, we describe the baseline datapath for supporting large-scale dense MVM. Section III-B will later describe the incremental extensions needed for sparse support. Figure 5 shows the high-level overview of the design. Each of the pipelines contain multiple stall-free accumulators used to compute dot-products of each matrix row. As shown in Figure 5 (left), three additional components have been added to the original design by Kestur et al. [15]: a controller for address generation and synchronization, programmable DMA engines, and multiple memory controllers. These added components enable our design to scale vertically via additional pipelines or horizontally by increasing the number of accumulators per pipeline.

The DMVM controller is responsible for dividing a large matrix and its input/output vectors into tiles that can fit within on-chip memory. During runtime, the controller issues requests to the DMA, which streams in the matrix and associated vectors. In hardware, the vector memories are scaled as large as possible to maximize re-use across multiple tiles. The DMA engine is responsible for contiguous and 2D strided access to memory and can be configured at runtime to support arbitrary matrix dimensions.

Implementation. The DMVM design was successfully placed-and-routed at 100MHz and executed correctly on the BEE3 and ML605. A single Virtex-5 LX155T FPGA on the BEE3 employs two DDR2-400 memory controllers [17] operating at twice the clock rate of the user logic (100MHz). To maximize DRAM bandwidth in the BEE3 implementation, the matrix rows are interleaved across two 256b-wide DDR2 memory channels. The ML605 platform provides a newer and higher-capacity FPGA (Virtex-6 LX240T) and relies on a single DDR3 channel with a wider 512b datapath (at 100MHz). For the ML605, we utilize MIG to generate a single memory controller that interfaces to the DMA engine. The BEE3 offers substantially increased memory capacity (16GB vs. 2GB on the ML605).




Figure 5. Large-Scale Dense Pipeline Design.

_						
		PEs	LUT/RAM/DSP	$\mathbf{G}$	FLOPS	$\mathbf{BW}$
		#	% Area	Peak	Sustained	% Peak
Dense	V5-LX155T V6-LX240T V7-LX550T	16 32 64	72 / 86 / 88 71 / 63 / 56 53 / 43 / 24	3.1 6.4 12.8	0.92 1.14 N/A	64.7 80 N/A
	Unified V5	16	74 / 87 / 91	3.1	Table III	

Table II
DENSE MVM PERFORMANCE AND RESOURCE UTILIZATION.

Results. Table II shows the performance and resources for the various implementations. The reported performance results are further extrapolated to a hypothetical midrange Virtex-7 system. Our reported resources exclude infrastructure-related overheads such as the memory controllers. As shown in Table II, the DMVM design offers uniform sustained performance across matrix aspect ratios and for any number of matrix elements-from 66K to over 1G elements. As the results show, the sustained performance as a fraction of peak memory bandwidth is high (64.7% in the BEE3, 80% in the ML605). The ML605 experiences a slight edge in performance due to its larger burst length and increased horizontal scaling (due to the higher LUT and DSP capacity of the LX240T). Moving forward, larger Virtex-7 FPGAs or even ASICs can further enable scaling in compute resources, performance, and efficiency.

# B. Large-Scale Unified Matrix-Vector Multiply Architecture

In this section, we describe a design that incorporates support for sparse matrices. Assuming that the universal decoder from Section II-D produces a compressed matrix format (e.g., CVBV), the requirements are: (1) generating and distributing the matrix rows across multiple pipelines, (2) streaming in the sequential nonzero data, and (3) supporting random accesses to the input 'x' vector.

Our novel architecture employs a work stealing queue and a decentralized control unit that enables decoupled random accesses to the input/output vectors to support efficient sparse matrix-vector multiplication. Because of the variability in the size and distribution of nonzero values per

	GFLOPS / % Peak Bandwidth Used					
	BEE3	HC-1 (32 PE) [14]	Tesla S1070 [14]			
dw8192	0.10 / 10.3%	1.7 / 13.2%	0.5 / 3.1%			
t2d_q9	0.15 / 14.4%	2.5 / <b>19.3</b> %	0.9 / 5.7%			
epb1	0.17 / <b>17.1%</b>	2.6 / <b>20.2</b> %	0.8 / 4.9%			
raefsky1	0.20 / 18.5%	3.9 / <b>29.0</b> %	2.6 / <b>15.3</b> %			
psmigr_2	0.20 / 18.6%	3.9 / <b>29.6</b> %	2.8 / <b>16.7</b> %			
torso2	0.04 / 4.0%	1.2 / 9.1%	3.0 / <b>18.3</b> %			

Table III
UNIFIED MVM ARCHITECTURE PERFORMANCE AND BANDWIDTH
UTILIZATION USING CSR SPARSE INPUTS (BEE3:16-PE,
V5-LX155T).

row, a mechanism was needed to supply memory pointers for streaming different rows into the on-chip matrix memory from contiguous off-chip memory. The work stealing queue employs three FIFOs used to store the number of nonzero values per row (NzCnt), the column indices, and the row pointer. When a pipeline dequeues the work stealing queue, it also dequeues the NzCnt from the FIFO and dequeues the corresponding number of column indices and forwards them to the consuming pipeline (see Figure 6).

The next implementation challenge involves supporting random accesses to the vector x. Due to memory port limitations and irregular access characteristics, the pipeline column address FIFO decouples the pipeline from the decoder to locally coalesce the column addresses for the corresponding entries in the matrix memory. A private vector cache per pipeline is used to request up to 4 or 8 vector x values needed to compute a dot-product. Using a cache enables us to capture the spatial locality of nonzero values observed in many of the sparse matrices.

**Results.** Table III shows the measured performance and bandwidth utilization of the BEE3 unified sparse design against previous SMVM implementations on the Convey HC-1 FPGA platform and Tesla S1070 GPGPU [14]. It is important to note that the peak performance numbers between the platforms should not be compared at face




Figure 6. Large-Scale Sparse Pipeline Design.

value given that the Convey HC-1 and Telsa S1070 both possess vastly superior memory systems relative to the BEE3 (80GB/s on the Convey HC-1, 102GB/s on the Tesla S1070, and 6.4GB/s on a single BEE3 FPGA). The LX330T FPGAs on the Convey HC-1 are also larger than the LX155T FPGAs on the BEE3. Because SMVM is memory-bound, a more important metric than peak performance alone is the **fraction of memory bandwidth utilized**, which captures the overall efficiency of the architecture.

Table III shows that our design achieves comparable bandwidth utilization relative to the state-of-the-art FPGA and GPGPU results. We note that because of the irregular memory accesses inherent to sparse matrices, the achieved efficiency across all platforms is highly sensitive to clustering and row length. Our current results should be treated conservatively given that there is further room for optimization and scaling in the future (e.g., adding a non-blocking, multi-banked cache, scaling to larger and/or multiple FPGAs).

From the perspective of area efficiency, Table II shows that our design does not significantly increase resource utilization over the DMVM design because the centralized control is only modified to support a work-stealing queue. The FIFOs of the work stealing queue increase the BRAM usage of our design, but do not limit the overall performance.

## IV. RELATED WORK

A substantial body of work has investigated the use of FPGAs to accelerate MVM in both sparse and dense forms. Many implementations devote their efforts towards optimizing the area and performance of high-performance, double-precision floating-point accumulators [18, 19, 20, 21, 22, 15, 14]. Our paper, in particular, builds upon a previous accumulator design that can process a stream of double-precision inputs without requiring scheduling or stalls [15].

In MVM, many designs focus on: (1) the efficient use of on-die memories to tile the data set for reducing external memory bandwidth (e.g., [20, 15]), and (2) maximizing the performance and efficiency of the functional units

(e.g., [18, 19]). For sparse MVM, the majority of designs are optimized for the commonly-used CSR format (e.g., [23, 18, 19, 20, 14]). Depending on the implementation, the meta-data for CSR is either pre-loaded into the bitstream or dynamically accessed from external memory. While earlier designs were restricted to on-die memory capacities (e.g., [18]), more recent designs incorporate memory hierarchies that can handle large data sets exceeding the available on-chip memories [24, 25, 26, 11, 10, 27, 9, 28, 29, 30, 14, 23].

The most closely related work to ours is by Kuzmanov et al. [26], who developed a reconfigurable sparse/dense matrix-vector multiplier that could handle both dense and sparse matrices (encoded in Compressed Sparse Row format). Unlike this effort and prior works, our design employs a highly efficient hardware-optimized intermediate format that significantly reduces the bandwidth and storage requirements of real-world inputs. Second, unlike format-specific implementations, our design employs a single bitstream to handle matrices in any arbitrary format, from row- or column-major dense format to arbitrary sparse formats. The end goal of our approach is to offer a single universal bitstream that can support matrix algebra without FPGA reconfiguration.

With regards to efficient encodings, many efforts have focused on reducing the storage and bandwidth overhead of sparse meta-data. However, such encoding are frequently optimized for processors, making them less relevant for FPGA-based implementations (e.g., [31, 32]).

# V. CONCLUSION

We presented the design and implementation of a universal matrix-vector multiplication (MVM) library to accelerate matrix algebra using FPGAs. Our design scales to over a billion elements and can flexibly support a wide variety of matrix formats using a single bitstream. Our implementation further incorporates a novel, runtime reconfigurable decoder that enables us to handle matrices of all types in memory, from dense to multiple sparse formats such as COO, CSR, ELL, and DIA. The single bitstream removes the prohibitively expensive amount of time needed to configure the FPGA for different problem classes.

By translating any matrix format into a hardware-optimized format, we reduce storage requirements by 25%, on average, and up to 43% compared to the common CSR format—while still maintaining 100% of peak and up to 25% of sustained throughput (compared to DMVM) for the sparse matrix examples used in previous studies. The reduced storage requirements of our CVBV format translates directly into supporting on average 25% larger problem sizes compared to using other processor-centric matrix formats. We demonstrate our design across two platforms: the BEE3 (V5-LX155T) and ML605 (V6-LX240T). Our designs are shown to be flexible and scalable with respect to resources and performance, riding the transistor scaling curve for new

generations of FPGAs. In the future, we plan to investigate ASIC implementations of our universal MVM library in future heterogeneous devices.

#### REFERENCES

- [1] "Intel Math Kernel library." [Online]. Available: http://software.intel.com/en-us/intel-mkl
- [2] "Nvidia CUBLAS." [Online]. Available: http://developer.nvidia.com/cublas
- [3] "Nvidia cuSPARSE." [Online]. Available: http://developer.nvidia.com/cusparse
- [4] T. A. Davis, "University of Florida Sparse Matrix Collection," NA Digest, vol. 92, 1994.
- [5] J. D. Davis, C. Thacker, and C. Chang, "BEE3: Revitalizing Computer Architecture Research," Microsoft Research, Tech. Rep. MSR-TR-2009-45, 2009.
- [6] R. Vuduc, J. Demmel, K. Yelick, S. Kamil, R. Nishtala, and B. Lee, "Performance Optimizations and Bounds for Sparse Matrix-Vector Multiply," in *Supercomputing*, ACM/IEEE 2002 Conference, nov. 2002, p. 26.
- [7] M. Smith, J. Vetter, and S. Alam, "Scientific Computing Beyond CPUs: FPGA implementations of common scientific kernels," in MAPLD, 2005.
- [8] N. Bell and M. Garland, "Implementing Sparse Matrix-Vector Multiplication on Throughput-Oriented Processors," in *Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis*, ser. SC'09. New York, NY, USA: ACM, 2009, pp. 18:1–18:11.
- [9] Y. Shan, T. Wu, Y. Wang, B. Wang, Z. Wang, N. Xu, and H. Yang, "FPGA and GPU implementation of large-scale SpMV," in *Application Specific Processors (SASP)*, 2010 IEEE 8th Symposium on, june 2010, pp. 64–70.
- [10] Y. Zhang, Y. Shalabi, R. Jain, K. Nagar, and J. Bakos, "FPGA vs. GPU for sparse matrix vector multiply," in *Field-Programmable Technology*, 2009. FPT 2009. International Conference on, dec. 2009, pp. 255–262.
- [11] V. B. Kumar, S. Joshi, S. B. Patkar, and H. Narayanan, "FPGA Based High Performance Double-Precision Matrix Multiplication," in VLSID'09: Proceedings of the International Conference on VLSI Design. IEEE Computer Society, 2009, pp. 341–346.
- [12] "Supercomputing at 1/10th the cost." [Online]. Available: http://www.nvidia.com
- [13] Y. Saad, "SPARSKIT: a basic tool kit for sparse matrix computations - Version 2," 1994.
- [14] K. Nagar and J. Bakos, "A Sparse Matrix Personality for the Convey HC-1," in Field-Programmable Custom Computing Machines (FCCM), 2011 IEEE 19th Annual International Symposium on, may 2011, pp. 1–8.
- [15] S. Kestur, J. Davis, and O. Williams, "BLAS Comparison on FPGA, CPU and GPU," in VLSI (ISVLSI), 2010 IEEE Computer Society Annual Symposium on, july 2010, pp. 288– 293.
- [16] "BEE4-SOC." [Online]. Available: http://www.beecube.com
- [17] C. Thacker, "A DDR2 Controller for BEE3," Microsoft Research, Tech. Rep., 2008.
- [18] M. deLorimier and A. DeHon, "Floating-point sparse matrix-vector multiply for FPGAs," in *Proceedings of the* 2005 ACM/SIGDA 13th International Symposium on Field-Programmable Gate arrays, ser. FPGA'05. New York, NY, USA: ACM, 2005, pp. 75–85.
- [19] L. Zhuo and V. K. Prasanna, "Sparse Matrix-Vector multiplication on FPGAs," in *Proceedings of the 2005 ACM/SIGDA* 13th International Symposium on Field-Programmable Gate

- *Arrays*, ser. FPGA'05. New York, NY, USA: ACM, 2005, pp. 63–74.
- [20] J. Sun, G. Peterson, and O. Storaasli, "Mapping Sparse Matrix-Vector Multiplication on FPGAs," in *Proceedings of RSSI'07*, 2007.
- [21] L. Zhuo, G. R. Morris, and V. K. Prasanna, "High-Performance Reduction Circuits Using Deeply Pipelined Operators on FPGAs," *IEEE Transactions on Parallel and Dis*tributed Systems, vol. 18, pp. 1377–1392, 2007.
- [22] M. Gerards, "Streaming reduction circuit for sparse matrix vector multiplication in FPGAs," Master's thesis, August 2008
- [23] J. Bakos and K. Nagar, "Exploiting Matrix Symmetry to Improve FPGA-Accelerated Conjugate Gradient," in *Field Programmable Custom Computing Machines*, 2009. FCCM '09. 17th IEEE Symposium on, april 2009, pp. 223–226.
- [24] M. van der Veen, "Sparse Matrix Vector Multiplication on a Field Programmable Gate Array," Master's thesis, 2007.
- [25] D. Gregg, C. Mc Sweeney, C. McElroy, F. Connor, S. McGettrick, D. Moloney, and D. Geraghty, "FPGA Based Sparse Matrix Vector Multiplication using Commodity DRAM Memory," in *Field Programmable Logic and Applications*, 2007. FPL 2007. International Conference on, aug. 2007, pp. 786–791.
- [26] G. Kuzmanov and M. Taouil, "Reconfigurable sparse/dense matrix-vector multiplier," in *Field-Programmable Technology*, 2009. FPT 2009. International Conference on, dec. 2009, pp. 483–488.
- [27] C.-C. Sun, J. Götze, H.-Y. Jheng, and S.-J. Ruan, "Sparse Matrix-Vector Multiplication Based on Network-on-Chip in FPGA," in *Computer and Information Technology (CIT)*, 2010 IEEE 10th International Conference on, 29 2010-july 1 2010, pp. 2306–2310.
- [28] D. Dubois, A. Dubois, T. Boorman, C. Connor, and S. Poole, "Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer with Application," ACM Trans. Reconfigurable Technol. Syst., vol. 3, pp. 2:1–2:31, January 2010.
- [29] S. Sun, M. Monga, P. H. Jones, and J. Zambreno, "An I/O Bandwidth-Sensitive Sparse Matrix-Vector Multiplication Engine on FPGAs," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. PP, no. 99, pp. 1–11, 2011.
- [30] H.-Y. Jheng, C.-C. Sun, S.-J. Ruan, and J. Götze, "FPGA Acceleration of Sparse Matrix-Vector Multiplication Based on Network-on-Chip," in 9th European Signal Processing Conference (EUSIPCO-2011), Barcelona, Spain, August 2011.
- [31] A. Buluç, J. T. Fineman, M. Frigo, J. R. Gilbert, and C. E. Leiserson, "Parallel sparse matrix-vector and matrixtranspose-vector multiplication using compressed sparse blocks," in *Proceedings of the twenty-first annual symposium* on *Parallelism in algorithms and architectures*, ser. SPAA'09. New York, NY, USA: ACM, 2009, pp. 233–244.
- [32] A. Buluc, S. Williams, L. Oliker, and J. Demmel, "Reduced-Bandwidth Multithreaded Algorithms for Sparse Matrix-Vector Multiplication," in *Proceedings of the 2011 IEEE International Parallel & Distributed Processing Symposium*, ser. IPDPS'11. Washington, DC, USA: IEEE Computer Society, 2011, pp. 721–733.