

HITE BOY TO THE STATE OF THE ST

in the state of th

Whisco Aso

# AXP305B Datasheet

PMIC for Multi-Core High-Performance System

A Line Co. Voo

Version 1.1
Mar.11, 2021

Fill Harman Land Co. You

A THE STATE OF THE PARTY OF THE

CHINT MAN THE THE THE THE CO TEO

SENIT MINE O YOU



## **Declaration**

#### Copyright©2021 Shenzhen X-Powers Technology Co., Ltd. All Rights Reserved.

This documentation is the original work and copyrighted property of Shenzhen X-Powers Technology Co., Ltd. ("X-Powers"). No part of this document may be reproduced, modify, publish or transmitted in any form or by any means without prior written consent of X-Powers.

#### **Trademarks and Permissions**

X-Powers and the X-Powers logo (incomplete enumeration) are trademarks of Shenzhen X-Powers Technology Co., Ltd. All other trademarks, trade names, product or service names mentioned in this document are the property of their respective owners.

#### Important Notice and Disclaimer

The purchased products, services and features are stipulated by the contract made between X-Powers Technology Co.,Ltd ("X-Powers") and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Please read the terms and conditions of the contract and relevant instructions carefully before using, and follow the instructions in this documentation strictly. X-Powers assumes no responsibility for the consequences of improper use (including but not limited to overvoltage, overclock, or excessive temperature).

The information in this document is provided just as a reference or typical applications, and is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents. X-Powers is not responsible for any damage (including but not limited to indirect, incidental or special loss) or any infringement of third party rights arising from the use of this document. All statements, information, and recommendations in this document do not constitute a warranty or commitment of any kind, express or implied.

No license is granted by X-Powers herein express or implied or otherwise to any patent or intellectual property of X-Powers. Third party licences may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licences. X-Powers shall not be liable for any licence fee or royalty due in respect of any required third party licence. X-Powers shall have no warranty, indemnity or other obligations with respect to third party licences.

All BUT HACO TOO

TEXT TO THE CO TOO

A THE O TOO

IN CO



	X-Powers	1800	PMIC For Multi-Core High-Performance
	Revision	History	Eilligh Barth Bart
-17	Revision	Date	Description
	1.0	Jul.13, 2020	Initial release Version
	1.1	Mar.11, 2021	Update Electrical Characteristics
	1.1	Widi.11, 2021	2. Update Declaration



· Fill Hall Maco Yee



# **Contents**

N Overview		6
2. Feature		7
3. Typical Application	- F. J. M.	8
4. Block Diagram		
5. Pin Description		
6. Absolute Maximum Ratings		13
7. Electrical Characteristics		14
8. Control and Operation		18
8.1. Master mode		19
8.2. Slave mode		
8.3. Self-work mode	180	20
8.4. Sleep and Wakeup	180°	21
8.5. Reference Internal Power and Interrupt		22
8.6. Multi-Power Outputs		23
8.4. Sleep and Wakeup	X7-	24
9. Register		
9.1. Register List		
9.2. Register Description		27
9.2.1. REG 00: Startup Source		27
9.2.2. REG 03: IC Type NO		27
9.2.3. REG 04-07: 4 Data Buffers		27
9.2.4. REG 10: Output Power on-off Control 1		27
9.2.5. REG 11: Output Power on-off Control 2		28
9.2.6. REG 12: DCDC-A Voltage Control		28
9.2.7. REG 13: DCDC-B Voltage Control.		28
9.2.8 REG 14: DCDC-C Voltage Control	<u>0</u> 2	29
9.2.8 REG 14: DCDC-C Voltage Control		29
9 2 10 REG 16. DCDC-E Voltage Control		20
9.2.11. REG 17: ALDO1 Voltage Control	X4 <sup>X</sup>	
9.2.12. REG 18: ALDO2 Voltage Control 9.2.13. REG 19: ALDO3 Voltage Control		29
9.2.13. REG 19: ALDO3 Voltage Control		30
9.2.14. REG 1A: DCDC Mode Control 1	- 条	30
9.2.15. REG 1B: DCDC Mode Control 2		30
9.2.16. REG 1C: DCDC Frequency Setting		30
9.2.17. REG 1D: Output Monitor Control		31
9.2.18. REG 1F: IRQ & PWROK& Off Discharg	ge Setting	31
9.2.19. REG 20: BLDO1 Voltage Control		32
9.2.20. REG 21: BLDO2 Voltage Control		32
9.2.21. REG 22: BLDO3 Voltage Control		32
9.2.22. REG 23: BLDO4 Voltage Control	780	33
9.2.23. REG 24: CLDO1 Voltage Control	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	33
9.2.24. REG 25: CLDO2 Voltage Control		33
9.2.21. REG 22: BLDO3 Voltage Control		33
9.2.26. REG 31: Power Wakeup Ctrl & VOFF Se	etting	33

® (See	-180	√8° AXP305B	180
X-Powers	PMIC For	Multi-Core High-Performance	180
9.2.27. REG 32:	Power Disable & Power Down Sequence	34	
9.2.28. REG 35:	Wakeup Pin Function Setting.		
9.2.29. REG 36:	POK Setting	35	
J.2.30. KLO JL.	interface Wode Select.		
9.2.31. REG 3F:	Special Control Register	36	
9.2.32. REG 40:	IRQ Enable1	36	
9.2.33. REG 41:	IRQ Enable2	36	
9.2.34. REG 48:	IRQ Status1	37	
9.2.35. REG 49:	IRQ Status2	37	
9.2.36. REG F3:	VREF & Temperature Warning Level Setting	37	
9.2.37. REG FE:	Serial Interface Address Extension	38	
9.2.38. REG FF:	Register Address Extension	38	
10. Package		39	-180

POWER HARD THE SERVICE AND A S THE STATE OF THE S


· Filling in the state of the s



## 1. Overview

AXP305B is a highly integrated power management IC(PMIC) for 5V inputs and it provides multiple high current power supply. For high-performance multi-core system, AXP305B comes with multi-phase power supply that supports up to 7.5A of current output. It also works with power management chips with battery management capabilities to provide a complete power management solution for power supply system.

AXP305B supports 15 channels power outputs, which includes 5 channels adjustable output buck DC-DC, 10 channels adjustable output LDO. To ensure the security and stability of the power system, AXP305B provides protection circuits such as over-voltage protection(OVP), under-voltage protection(UVP), over-current protection(OCP) and over-temperature protection(OTP), and it provides a high-speed serial interface at the same time, so that the application processor can easily adjust the output voltage of each channel.



The Tage Tage

Willer Hall Haco too



## 2. Feature

#### 5-CH DCDC

- DCDC-A: PFM/PWM
   0.6V~1.1V, 10mV/step, 51steps;
   1.12V~1.52V, 20mV/step, 21steps;
   IMAX = 2.5A
- DCDC-B: PFM/PWM
   1.0V~2.55V, 50mV/step, 32steps;
   IMAX = 2.5A
- DCDC-C: PFM/PWM
   0.6V~1.1V, 10mV/step, 51steps;
   1.12V~1.52V, 20mV/step, 21steps;
   IMAX = 2.5A
- DCDC-D: PFM/PWM 0.6V~1.5V, 20mV/step, 46steps; 1.6V~3.3V, 100mV/step, 18steps; IMAX = 1.5A
- DCDC-E: PFM/PWM
   1.1V~3.4V, 100mV/step, 24steps;
   IMAX = 1.5A

#### Poly-Phase

- DCDC A&B: Dual-phase, IMAX = 5A
- DCDC A&B&C: Tri-phase, IMAX = 7.5A
- DCDC D&E: Dual-phase, IMAX = 3A
- Other feature: switching frequency: 3MHz, 1.5uH/1uH, internal soft-starting, DCDC A/C/D support DVM

#### 10-CH LDO

- ALDO1: 0.7V~3.3V, 100mV/step,27steps, IMAX = 300mA, Input Power is ALDOIN
- ALDO2: 0.7V~3.3V, 100mV/step, 27steps, IMAX = 300mA, Input Power is ALDOIN
- ALDO3: 0.7V~3.3V, 100mV/step,27steps,

- IMAX = 300mA, Input Power is ALDOIN
- BLDO1: 0.7V~1.9V, 100mV step,13steps, IMAX = 400mA, Input Power is BLDOIN
- BLDO2: 0.7V~1.9V, 100mV/step, 13steps, IMAX = 300mA, Input Power is BLDOIN
- BLDO3: 0.7V~1.9V, 100mV/step, 13steps, IMAX = 200mA, Input Power is BLDOIN
- BLDO4: 0.7V~1.9V, 100mV/step, 13steps, IMAX = 200mA, Input Power is BLDOIN
- CLDO1: 0.7V~3.3V, 100mV/step,27steps, IMAX = 400mA, Input Power is CLDOIN
- CLDO2: 0.7V~3.4V, 100mV/step, 28steps, 3.6~4.2V, 200mV/step, 4steps,
   IMAX = 300mA, Input Power is CLDOIN
- CLDO3: 0.7~3.3V, 100mV/step, 27steps, IMAX = 200mA, Input Power is CLDOIN
- Supports TWSI(Two Wire Serial Interface) protocol, Address is 0x6C/0x6D
- IRQ is an open drain output
- Internal over temperature protection
- Internal voltage monitor, monitors the output voltage of DCDC A/B/C/D/E, internal outputs PWR OK (open drain)signal
- Power on-off key
- On/Off: Typical value of on-resistance is 90 m $\Omega$
- Package: QFN 7x7 56-pin
- Applications
  - STB
  - OTT
  - -Tablet
  - Smart phone
  - Computer

AFATA BELIZIONO CO TOO

Ather Times to

William Was Jac



# 3. Typical Application




Figure 1. Typical Application



# 4. Block Diagram




Figure 2. Block Diagram



# 5. Pin Description




Table 1. Pin Description

NO.	Symbol	Type	Description &
1	BLDO2	О	Output pin of BLDO2
2	BLDO1	О	Output pin of BLDO1
3	BLDOIN	PI	BLDOs input source
4	BLDO3	О	Output pin of BLDO3
5	BLDO4	О	Output pin of BLDO4
6	VIND	PI	DCDCD input source
7	LXD	IO	Inductor pin for DCDCD
8	PGNDD	G	NMOS GND for DCDCD
9	DCDCD	I	Feedback pin for DCDCD
10	DCDCE	I	Feedback pin for DCDCE
11.	PGNDE	G	NMOS GND for DCDCE

AXP305B PMIC For Multi-Core High-Performance

	-	0"		
	12	LXE	IO al	Inductor pin for DCDCE
	13	VINE	PI A	DCDCE input source
	14	GPO	IO A	GPO or Wakeup pin by REG35
	15	PWROK	Oxida	Power good indication output
,	16	IRQ -	O	IRQ output
	17	CLDO3	O	Output pin of CLDO3
	18	CLDOIN	PI	CLDOs input source
	19	CLDO1	0	Output pin of CLDO1
	20	CLDO2	0	Output pin of CLDO2
	21	SWIN	PI	Switch input source
	22	SWOUT	0	Switch Output pin
	<i>LL</i>	3WO01	O	Clock pin for serial interface. Connected to IO power by 2.2kohm
	23	SCK	I	resistor while use TWSI.
		<del>Co &gt;</del>		60/
	24	SDA	IO	Data pin for serial interface. Connected to IO power by 2.2kohm resistor while use TWSI.
	25	VINIT	0	V AIV
	25	VINT	O	Internal logic power, 1.8V
40	26	PHSET	I	Set DCDCA/B/C work mode
	7		· All All All	(lonely/Dual-phase/Tri-phase)
	27	EN	Ī	Enable pin for PMIC in master/slave mode.
	• • •	17701		Or PWRON pin in self-work mode.
	28	ALDO1	0	Output pin of ALDO1
	29	VREF	O @	Internal reference voltage
	30	ALDOIN	PI	ALDOs input source
	31	ALDO2	0	Output pin of ALDO2
	32	ALDO3	0	Output pin of ALDO3
	33	VINB	PI	DCDCB input source
	34	7		Bebell input source
	35	LXB	IO	Inductor pin for DCDCB
	36	LAB	10	made to pin for Debeb
	37	PGNDB	G XA	NMOS GND for DCDCB
	38	PUNDB	G AND	INVIOS GIND IOI DEDEB
	39	DCDCB	I	Feedback pin for DCDCB
	40	DCDCA -	Î	Feedback pin for DCDCA
	41	DCMD 4		NIMOS CNID S. DCDCA
	42	PGNDA	G	NMOS GND for DCDCA
	43	T 37.4	10	L. L. C. DODGA
	44	LXA	IO	Inductor pin for DCDCA
	45			
	46	VINA	PI	DCDCA input source
	47	DCDCC	I	Feedback pin for DCDCC
	48	780		180
	49	PGNDC	G	NMQS GND for DCDCC
	50		, i	
	51	LXC	IO	Inductor pin for DCDCC
	52	VINC	PI AND THE REPORT OF THE PERSON NAMED IN COLUMN TO THE PERSON NAME	DCDCC input source
4		,1110	11	DODGC input source



# AXP305B PMIC For Multi-Core High-Performance

	53		۵۱	
	54	FBGND	I	Feedback minus pin for DCDCA
	35	MODESET	T SAN	Set work mode for PMIC (GND: Slave mode; VINT: Master mode;
	33	MODESET	1 Alleria	Floating: Self-work mode)
-\$XIII.	56	DCBSET -	Ť	Set default output voltage for DCDCB
	57	EP	G	Exposed Pad, connected to system GND



TETHIN THE THE REPORT OF THE PARTY OF THE PA

wight CShonzhon, Y-Powers Technology Co. I. td. All Pights Poserved



# 6. Absolute Maximum Ratings

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this standard may damage to the device.

**Table 2. Absolute Maximum Ratings** 

Parameter	Description	Value	Unit
VIN	DCDCs/LDOs Input Voltage	-0.3 ~ 6.3	V
Tj	Operating Junction Temperature Range	<125	$^{\circ}$
Та	Operating Ambient Temperature Range	-20 ~ 85	$^{\circ}$
Tstg	Storage Temperature Range	-40~150	$^{\circ}$
T <sub>LEAD</sub>	Maximum Soldering Temperature (at leads, 10sec)	260	°C
V <sub>ESD</sub>	Maximum ESD stress voltage, Human Body Model	>=2000	V
PD	Internal Power Dissipation	TBD	mW
$\theta_{JA}$	Junction-to-Ambient Thermal Resistance	TBD	°C/W



Miller HA HIRLE TIL NO CO TOO

A THE RELIGIOUS CO TOO



# 7. Electrical Characteristics

Ta =25°C(Unless otherwise stated)

#### Table 3. Electrical Characteristic

	Tab	le 3. Electrical Characteris	tics		-1/*	
Symbol	Description	Conditions	Min	Тур	Max	Units
VIN			•		•	
V <sub>IN</sub>	Input Voltage		3.0		5.5	V
V <sub>UVLO</sub>	VIN Under Voltage Lockout		2.6	2.6	3.3	V
Off Mode	Current		•			
I <sub>BATOFF</sub>	OFF Mode Current	BAT=3.7V		25%		μΑ
Logic	1/4/20	, Co	W.	ǰ /		
VIL RIV	Logic Low Input Voltage		SELV	0.3		V
Vie	Logic High Input Voltage	, sex		1.2		V
TWSI	A STATE OF THE STA	A STATE OF THE STA	1	110		The state of the s
V <sub>CC</sub>	Input Supply Voltage	深潮	1.8	3.3	深圳	V
Addr	TWSI Slave Address (7 bits)		0x36	0x36	0x37	
f <sub>SCK</sub>	Clock Operating Frequency		V	400	1000	kHz
t <sub>f</sub>	Clock Data Fall Time	2.2kΩ Pull High		60		ns
t <sub>r</sub>	Clock Data Rise Time	2.2 kΩ Pull High		100		ns
RSB		7			l	
Vcc	Input Supply Voltage	180		1,8		V
Addr	RSB Slave Address	\$°^	0x03A2	0x03A2	0x04E6	
f <sub>SCK</sub>	Clock Operating Frequency		RIV	3000		kHz
DCDCs	, it is the same of the same o	.33	A POPULATION OF THE POPULATION		'	
f <sub>OSC</sub>	Oscillator Frequency	Default		3	Ą	MHz
DCDCA		- <del>\$\frac{1}{2}1</del>	1		- 深圳什	
I <sub>VINA</sub>	Input Current	PFM Mode		50	,	μΑ
I <sub>LIMA</sub>	PMOS Switch Current Limit	I <sub>DCDCAOUT</sub> =0		3000		mA
·LIIVIA		Single phase		2500		
		Dual phase				
I <sub>DCDCAOUT</sub>	Available Output Current	(DCDCA&B)		5000		mA
	780	Tri phase (DCDCA&B&C)		7500		
V <sub>DCDCAOUT</sub>	Output Voltage	\$	0.6	57	1.52	V
V <sub>DCDCA_ACC</sub>	Output Voltage Accuracy	V <sub>DCDCA</sub> = 0.9V	30		+30	mV mV
EXA T		I <sub>DCDCAOUT</sub> = 200mA	<b>)</b>			AXXX.



DCDCB. PFM Mode, IVINB μÀ **Input Current** 40  $I_{DCDCBOUT} = 0$ **PMOS Switch Current Limit** 3000 mA  $I_{LIMB}$ Available Output Current 2500 mA **I**DCDCBOUT ٧ **Output Voltage** DCBSET is floating 1 2.55  $V_{DCDCBOUT}$  $V_{DCDCB} = 1.8V$ Output Voltage Accuracy -3% +3%  $V_{\mathsf{DCDCB\_ACC}}$  $I_{DCDCBOUT} = 200mA$ **DCDCC** PFM Mode, 40 μΑ **Input Current**  $I_{VINC}$  $I_{DCDCCOUT} = 0$ 3000 **PMOS Switch Current Limit** mA  $I_{LIMC}$ **Available Output Current** 2500 mA I<sub>DCDCCOUT</sub> **Output Voltage** 0.6 1.52  $V_{DCDCCOUT}$  $V_{DCDCC} = 0.9V$ **Output Voltage Accuracy** -30 +30 V<sub>DCDCC\_ACC</sub>  $I_{DCDCCOUT} = 200 \text{mA}$ **DCDCD** PFM Mode, 40  $I_{VIND}$ Input Current μΑ  $I_{DCDCDOUT} = 0$ **PMOS Switch Current Limit** 2000  $I_{LIMD}$ mΑ Single phase 1500 **Available Output Current**  $I_{DCDCDOUT}$ **Dual phase** mA 3000 (DCDC D&E) **Output Voltage** 0.6 3.3 ٧  $V_{DCDCDOUT}$ 180  $\theta_{\text{DCDCD}} = 1.1 \text{V}$ **Output Voltage Accuracy** V<sub>DCDCD</sub> ACC +3%  $I_{DCDCDOUT} = 200mA$ DCDCE PFM Mode, μA 50 IVINE Input Current  $I_{DCDCEOUT} = 0$ Switch Current Limit Per PMOS 2000 mA **Available Output Current** 1500 mA **I**DCDCEOUT 3.4 ٧  $V_{DCDCFOUT}$ **Output Voltage** 1.1  $V_{DCDCE} = 3.3V$ Output Voltage Accuracy -3% +3%  $V_{DCDCE\_ACC}$ I<sub>DCDCEOUT</sub> = 200mA ALDO1 0.7 3.3 V **Output Voltage**  $V_{\text{ALDO1}}$ I<sub>ALDO1</sub>=1mA 300 **Output Current** mA I<sub>ALDO1</sub> Quiescent Current 50 μΑ ΙQ PSRR/ Power Supply Rejection Ratio TBD dB Output Noise, 20Hz-80kHz  $V_{ALDO1}=1.8V$ ,  $\mu V_{RMS}$ 



AXP305B
PMIC For Multi-Core High-Performance

			O'	- 1/2	7		
	ARIV TO	ALIV MALIV	I <sub>ALDO1</sub> =10mA	RIV			18/17
4	Valdo1_acc	Output Voltage Accuracy	V <sub>ALDO1</sub> = 3.3V I <sub>ALDO1</sub> = 3mA	-3%		+3%	
	ALDO2						
	V <sub>ALDO2</sub>	Output Voltage	I <sub>ALDO2</sub> =1mA	0.7		3.3	V
	I <sub>ALDO2</sub>	Output Current			300		mA
	IQ	Quiescent Current			50		μΑ
	PSRR	Power Supply Rejection Ratio			TBD		dB
	e <sub>N</sub>	Output Noise,20Hz-80kHz	V <sub>ALDO2</sub> =1.8V, I <sub>ALDO2</sub> =10mA		40		μV <sub>RMS</sub>
	V <sub>ALDO2_ACC</sub>	Output Voltage Accuracy	V <sub>ALDO2</sub> = 3.3V J <sub>ALDO2</sub> = 3mA	-3%	780	+3%	
	ALDO3	is all the	0	TEN.	<b>)</b>		
	V <sub>ALDO3</sub>	Output Voltage	I <sub>ALDO3</sub> =1mA	0.7		3.3	V
2	laldo3	Output Current			300	M.	mA
	l <sub>Q</sub>	Quiescent Current	C. HILLEN		50	this.	μΑ
	PSRR	Power Supply Rejection Ratio		All	TBD	米	dB
	e <sub>N</sub>	Output Noise,20Hz-80kHz	V <sub>ALDO3</sub> =1.8V, I <sub>ALDO3</sub> =10mA	D.	40		μV <sub>RMS</sub>
	V <sub>ALDO3_ACC</sub>	Output Voltage Accuracy	$V_{ALDO3} = 3.3V$ $I_{ALDO3} = 3mA$	-3%		+3%	
	BLDO1						
	V <sub>BLDO1</sub>	Output Voltage	I <sub>BLDO1</sub> =1mA	0.7		1.9	V
	I <sub>BLDO1</sub>	Output Current	Co.\ \1\sigma		400		mA
	lo 🏥	Quiescent Current	D**		40		μΑ
	PSRR	Power Supply Rejection Ratio	×	TO SEE	TBD		dB
	VBLDO1_ACC	Output Voltage Accuracy	V <sub>BLDO1</sub> = 1.8V I <sub>BLDO1</sub> = 3mA	-3%		+3%	
	BLDO2	操机	乘劃			-17-	
	V <sub>BLDO2</sub>	Output Voltage	I <sub>BLDO2</sub> =1mA	0.7		1.9	V
	I <sub>BLDO2</sub>	Output Current			300		mA
	IQ	Quiescent Current			40		μΑ
	PSRR	Power Supply Rejection Ratio			TBD		dB
	V <sub>BLDO2_ACC</sub> Output Voltage Accuracy		$V_{BLDO2} = 0.9V$ $I_{BLDO2} = 3mA$	-30		+30	mV
	BLDO3	70	180		-61		
	V <sub>BLDO3</sub>	Output Voltage	I <sub>BLDO3</sub> =1mA	0.7		1.9	V
	I <sub>BLDO3</sub>	Output Current		TO THE PARTY OF TH	200		mA
	Jon XXX	Quiescent Current			40	sti	μA



AXP305B
PMIC For Multi-Core High-Performance

		10	0	44/1	,		
	PSRR NIV	Power Supply Rejection Ratio		ARIV TO	TBD		dB
	VBLDO3_ACC	Output Voltage Accuracy	V <sub>BLDO3</sub> = 1.8V	-3%		+3%	A XXX
	BLDO4		I <sub>BLDO3</sub> = 3mA				
•	V <sub>BLDO4</sub>	Output Voltage	I <sub>BLDO4</sub> =1mA	0.7		1.9	V
ŀ	I <sub>BLDO4</sub>	Output Current	5.50		200	_	mA
ŀ	ΙQ	Quiescent Current			40		μΑ
ŀ	PSRR	Power Supply Rejection Ratio			TBD		dB
	V <sub>BLDO4_ACC</sub>	Output Voltage Accuracy	$V_{BLDO4} = 1.8V$ $I_{BLDO4} = 3mA$	-3%		+3%	
	CLDO1	180	180		180		
	V <sub>CLDO1</sub>	Output Voltage	CLD01=1mA	0.7	\ \ \ \	3.3	V
	Icloo1	Output Current		ARIV TO	400		mA
	IQ X	Quiescent Current	X	(A)	50		μΑ
	PSRR	Power Supply Rejection Ratio			TBD		dB
	e <sub>N</sub>	Output Noise,20Hz-80kHz	V <sub>CLDO1</sub> =1.8V, I <sub>CLDO1</sub> =10mA	41	40	深圳	μV <sub>RMS</sub>
	V <sub>CLDO1_ACC</sub>	Output Voltage Accuracy	V <sub>CLDO1</sub> = 1.8V I <sub>CLDO1</sub> = 3mA	-3%		+3%	
	CLDO2						
	V <sub>CLDO2</sub>	Output Voltage	I <sub>CLDO2</sub> =1mA	0.7		4.2	V
	I <sub>CLDO2</sub>	Output Current			300		mA
	Iq	Quiescent Current	780		50,0		μΑ
	PSRR	Power Supply Rejection Ratio	Ç <sup>0</sup>	1/3	TBD		dB
	e <sub>N</sub>	Output Noise,20Hz-80kHz	V <sub>CLDO2</sub> =1.8V, I <sub>CLDO2</sub> =10mA	THE LOT	40		μV <sub>RMS</sub>
	Vcldo2_ACC	Output Voltage Accuracy	$V_{CLDO2} = 4.2V$ $I_{CLDO2} = 3mA$	-3%		+3%	
	CLDO3	深圳	深圳			深圳	
	V <sub>CLDO3</sub>	Output Voltage	I <sub>CLDO3</sub> =1mA	0.7		3.3	V
	I <sub>CLDO3</sub>	Output Current			200		mA
	lα	Quiescent Current			50		μΑ
	PSRR	Power Supply Rejection Ratio		1	TBD		dB
	e <sub>N</sub>	Output Noise,20Hz-80kHz	V <sub>CLDO3</sub> =1.8V, I <sub>CLDO3</sub> =10mA		40		$\mu V_{RMS}$
	V <sub>CLDO3_ACC</sub>	Output Voltage Accuracy	$V_{CLDO3} = 3.3V$ $I_{CLDO3} = 3mA$	-3%	4	+3%	
ļ	Switch	WIN.		ALIV TO SERVICE SERVIC			ALL V
	Ron	Internal Ideal Resistance	Pin to Pin	+	90	100	mΩ



## 8. Control and Operation

PMIC has two status: power off and power on. Under the power off status, If all the output are closed (except VINT), The total power consumption is about 25uA. Under the power on status, all the output are active and Serial Interface (TWSI or RSB) work normally. We can change the status of each output. The total power consumption is about 400uA under no-load conditions.

In order to satisfy different application requirements, the default output voltage of 5-CH DCDCs, ALDO1, BLDO1/2, CLDO1 and start-up sequence can be customized. Other LDOs and SWs don't start up by default. PMIC monitors the output of the 5-CH DCDCs, and provides over-voltage/under-voltage protection.

PMIC has a switch and the typical value of internal resistance is  $90m\Omega$ . Typical application: DCDC provides 3.3V, and power supply for LCD Bias via the switch.

PMIC has a MODESET pin, which is used to set operating mode. (Master/Slave/Self-Work mode)

The functions of the three mode are as follows:

		, 2	KA KAN			PWROK oper	- 4	A TANK
modeset	Mode	EN/	Internal	Extended Address	11.4	Detection of	pull	4ms delay
pin	Wiode	PWRON	VREF	bit[0]	pull down method	PWROK pin when	down to restart	for normal
		-/1-		[.]	inchiod	starting up	(default)	shutdown
					Pull down			
VINT	master	EN ®	ON	0	when	N	N	N
					shutdown			
					Pull down			
GND	slave	EN	OFF	1	when	N	N	N
					abnormal			
	400			180	Pull down	A.Co.		
floating	self-work	PWRON	ON	0	when	Y	Y	Y
(IIX			ALIZ		shutdown	O I Z		112

#### NOTE:

- Under the Slave mode, VREF can turn off and accept the external input.
- Pull down when shutdown: During the process of starting up or shutting down, pull down the PWROK pin, and at other conditions, keep it floating.
  - Pull down when abnormal: The PMIC will not pull down PWROK but keep it floating. It will pull down the PWROK only in the case of power off, which caused by abnormal situations (It is not recovered until EN goes to low level or PMIC restarts).
- 4ms delays refers to the time delay between pulling down PWROK pin and closing output power in the power off sequence.(via REG1F[2] enable).
- Extended address: it is used for communication interface. Please refer to the Serial Interface.

When the PMIC is power on, VINT is opened firstly. After 8ms delay, it will judge the operating mode (power on reset) according to the status of MODESET pin, and store the result in REG00[7:6]. After judgement is completed, the VREF's work status is set according to the operating mode, and then PMIC judges whether it is power on.



#### 8.1. Master mode

Under the power off status, PWROK remains being pulled down if the voltage of EN pin goes from low to high level(When the voltage is higher than 0.6V, it is judged to be high level), Then the PMIC will power on, and each power outputs according to the timing which is set by factory. When the power output is completed, then after 64ms delay, the PWROK is released from being pulled down. After power on, the register value can be configure by serial interface.

In the normal condition, After each output is enabled, the power supply can be quickly powered on. If each power does not powered on within 32ms, it indicates the output load is abnormal. The PMIC will pull down the PWROK, and clear the boot signal automatically, and then wait for the next power on.

At the boot time, AXP305B can detect the status of the PWROK pin to determine whether the power is normal. If PWROK pin is not pulled up within 128ms after each output is active, it indicates the PMIC can not start up normally PMIC will clear the boot signal automatically and wait for the next power on. Under the Master mode, this function is turned off by default and turned on by REG32[5].

After power on completed, PWROK will pull up by external. If external keys or other reasons pull down PWROK, PMIC does not respond to this case, and the PMIC will not restart. Under the Master Mode, Restarting the PMIC can only be achieved by writing '1' to the control register REG32[6].

Under the power on status, the power off sources are shown as the following.

- The voltage of EN pin goes from low to high level.
- Writing '1' to REG32[7]/REG3F[7].
- ALDOINGOOD goes from high to low level(ALDOIN<V<sub>OFF</sub>(Default Value is 2.6V) or ALDOIN>5.8V).
- The output voltage of DCDC A/B/C/D/E are lower than 85% of the setting voltage.( REG1D[7:3] determines whether to open).
- Internal over temperature, more than warning level(135°C, REG32[1] determines whether to open).

When any of the above cases occur, the shutdown process of PMIC will start to turn off each output (the sequence is determined by REG32[3]). After each output is off, Whether performing the internal discharge depends on REG1F[3].

#### NOTE:

- Above 1&2 cases are normal power off sources. The PMIC will pull down the PWROK pin and turn off each output. In default status, there is no delay between pulling down the PWROK pin and turning off each output (the 4ms delay can be opened by REG1F[2]).
- Above 3~5 cases are abnormal power off sources. The PMIC will pull down the PWROK pin firstly and turn off the power output after delaying for 4ms.

#### **8.2.** Slave mode

Under the power off status, PWROK remains floating. If the voltage of EN pin goes from low to high level (When the voltage is higher than 0.6V, it is judged to be high level.) Then the PMIC will power on, and each power outputs according to the sequence, which is factory settings. If there is no abnormal situation of the power supply, PWROK keeps floating throughout the process.

In the normal condition, power supply can be quickly powered on After each output enable signal is active. If each power does not powered on within 32ms, it indicates the output load is abnormal. The PMIC will pull down the PWROK, and clear the boot signal automatically, and then wait for the next power on.

At the boot time, AXP305B can detect the status of the PWROK pin to determine whether the power is



normal. If PWROK pin is not pulled up within 128ms after each output is active, it indicates the PMIC can not start up normally. PMIC will clear the boot signal automatically, and wait for the next power on. Under the Stave mode, this function is turned off by default and turned on by REG32[5].

After power on completed, PWROK will pulled on by external. If external keys or other reasons pull down PWROK, PMIC does not respond to this case, and the PMIC will not restart. Under the Slave Mode, restart the PMIC can only be achieved by writing '1' to the control register REG32[6].

Under the power on status, the power off sources are shown as the following.

- The voltage of EN pin goes from low to high level.
- Writing '1' to REG32[7]/REG3F[7].
- ALDOINGOOD goes from high to low level(ALDOIN<V<sub>OFF</sub>(Default Value is 2.6V) or ALDOIN>5.8V).
- The output voltage of DCDC A/B/C/D/E are lower than 85% of the setting voltage.( REG1D[7:3] determines whether to open or not).
- Internal over-temperature, more than warning level(135°C, REG32[1] determines whether or not to open).

When any of the above cases occur, the shutdown process of PMIC will start to turn off each output the sequence is determined by REG32[3]). Whether performing the internal discharge depends on REG1F[3].

#### NOTE:

- Above 1&2 cases are normal power off sources. The PMIC will not pull down the PWROK pin and turn off each output. In default status, there is no delay between pulling down the PWROK pin and turning off each output (the 4ms delay can be opened by REG1F[2]).
- Above 3~5 cases are abnormal power off sources. The PMIC will pull down the PWROK pin firstly and turn off the output after delaying for 4ms.

#### 8.3. Self-work mode

Under the Self-Work Mode, the function of EN/PWRON pin is PWRON which is internally pulled up to VINT. A power on-off Key(POK) can be connected between PWRON pin and GND.

Under the power off status, PWROK remains being pulled down. There are the following cases:

- The time of pulling down POK is more than ONLEVEL.
- ALDOINGOOD goes from low to high level (which can be customized to be enabled).
- If REG1F[7]=1, and IRO is low level and passes through the internal 16ms de-bounce.

If any of above cases occur, PMIC will be power on, and each power starts output according to the sequence, which is factory settings. When each power output is finished, after delaying for 64ms, the PWROK is released from being pulled down, so the entire boot process is complete. After that, the register values can be changed by the serial interface.

In the normal conditions, the power supply can be quickly powered on after each output enable signal is active. If each power does not powered on within 32ms, it indicates the output load is abnormal. PMIC will pull down PWROK, and clear boot signal automatically, and then wait for the next power on.

At the boot time, the PMIC can detect the status of the PWROK pin to determine whether the power is normal. If PWROK pin is not pulled up within 128ms after each output is active, it indicates the PMIC can not start up normally. PMIC will clear the boot signal automatically, wait for the next power on. Under the Self-Work mode, this function is turned on by default.

After power on completed, external will pull on PWROK. If external keys or other reasons pull down PWROK, the PMIC will judge system exceptions and restart. Under the Self-Work Mode, restart the PMIC can



also be achieved by writing '1' to the control register REG32[6].

#### NOTE:

- Under the Self-Work Mode, when the PMIC restarts, after each output of PMIC is enabled, the PMIC will detect the PWROK pin within 6s(Not 128ms) to judge whether it is pulled up successfully. If PWROK is pulled up, the restart process is over, otherwise, PMIC will shut down automatically. (If PWROK is pulled down because external power is abnormal, PMIC will be shutdown automatically. To avoid the long time of reset by POK, the time is set to be 6s.).
- The function of pulling down PWROK to restart is turned off by default, and it is opened by REG32[4].

Under the power on status, the power off sources are shown as the following.

- The time of pulling down PWRON button is more than ONLEVEL (determined whether this function is open by REG36[3], and it is determined by REG36[2] whether to start automatically or not after this function is turned off.)
- Writing "1" to the REG32[7]/REG3F[7].
- ALDOINGOOD goes from high to low level(ALDOIN<V<sub>OFF</sub>(default is 2.9V), or ALDOIN>5.8V).
- The output voltage of DCDC A/B/C/D/E are lower than 85% of the setting voltage(it is determined whether or not to open by REG1D[7:3]).
- PMIC Internal temperature exceeds warning level 2(125°C, REG32[1] determines whether or not to open).

When any of above cases occur, the shutdown process of PMIC will start to turn off each output (the sequence is determined by REG32[3]). After that, REG1F[3] decide whether to discharge internally.

#### **NOTE:**

- Above 1&2 cases are normal power off sources. The PMIC will pull down the PWROK pin firstly and turn off each output after delaying for 4ms (the 4ms delay can be opened by REG1F[2]). In default status, there is no delay between pulling down the PWROK pin and turning off each output (the function of delaying for 4ms can be closed by REG1F[2]).
- Above 3~5 cases are abnormal power off sources. The PMIC will pull down the PWROK pin firstly and turn off the power output after delaying for 4ms.

Under the power on status POK has the following functions:

- If the pulse width of POK is greater than the internal 32ms de-bounce, and less than IRQLEVEL, PMIC will send POKSIRQ.
- If the pulse width of POK is greater than IRQLEVEL, PMIC will send POKLIRQ.
- If the pulse width of POK is greater than 16s, PMIC will force shutdown. After that, and delay for 64ms, there will power on reset and detect the boot source. (This function is controlled by REG32[0], which is turned off by default).

#### 8.4. Sleep and Wakeup

PMIC has a GPIO pin, its function is set by REG35, which can be used for input/output of Wakeup signal. When this pin is used for input, PMIC will wake up by receiving the Wakeup signal under the Standby status. At this time, internal de-bounce is set for 1ms; When this pin is used for output, In order to wake up the PMIC, the GPIO pin need to send Wakeup signal and wait for 1s, and then execute the internal wakeup circuit.

Under the power on status, the system's Standby & Wakeup have the following two methods:



Method 1: PMIC plays a major role, and CPU controls a little

- REG31 [3] is set to 1, which is controlled by CPU. Before that, PMIC saves the state of each output
- System saves the state, and adjusts the PMIC output
- When working with multiple POWER ICs, you may come across some situations where you need to turn off different ICs power at the same time. At this point, the processing are the following steps:
  - -- Write "1" to 0x1F[6] of each IC, and write the target value of REG10/11 to the corresponding buffer register.
  - -- Write "1" to 0x3F[6] using the broadcast address, Each IC exports the value from buffer register to REG10/11, and clears the flag automatically. (Please refer to the <u>serial interface</u>)
- There are the following cases:
  - -- REG31[5]/REG3F[5] are set to 1(Multiple ICs wake up at the same time, and REG3F[5] must be set)
  - -- POKNIRQ/POKLIRQ (Self-Work Mode, the corresponding active level of IRQ Enable is high)
  - -- REG1F[7]=1, IRQ is low level and passes the 16ms de-bounce
  - -- Wakeup pin received the high or low level. (This pin is configured as Wakeup IN)

When any of above cases occur, REG10/11 recover to the state, that before REG31\_[3] is written to 1. Each output voltage recovers to default value, which is determined by REG31\_[6].

- NOTE:
  - -- After REG31\_[3] is set to 1, there is a 8ms protection period, and PMIC will not wakeup at this time.
  - -- When the output voltage recovers to the default value, please note that the default value of DCDC-B are determined by DCBSET pin and customization.
- After the completion of each output recovery, REG31\_[3], REG31\_[5] and REG3F[5] are cleared automatically. After that, PWROK whether to drive low firstly and then go high depending on REG31 [7].

Method 2: It is controlled by CPUS, and it is irrelevant to REG31.

- After satisfying the super standby's condition, CPUS firstly remembers the power which needs to be turned off and its voltage value. After that, CPUS closes the relative power.
- System enters the super standby state
- CPUS judge whether to wakeup according to the system state
- According to the previous memory, CPUS fills the voltage register and on-off register of each power one by one, which need to be opened.
- Each output of PMIC wakeup
- After sufficient delay, CPUS thinks that power recovers normally, and releases the reset of CPU, and system begins to recover.

Add REG1A[3] to control whether to open DVM function of DCDC A/C/D when the PMIC wakeup. When bit3 and bit0/1/2 are set to '1' at the same time and the PMIC wakeup, corresponding DCDC has the function of DVM.

#### 8.5. Reference, Internal Power and Interrupt

AXP305B has a VINT pin, which works as a LDO output with 1.8V and powers for the logic circuit. This pin requires an external 4.7uF capacitor, and IMAX > 100mA.

AXP305B has an IRQ pin, and the output is OD, which is connected to the NMI of master device. When the AXP305B detects the key, over-temperature and under-voltage and so on, and corresponding IRQ is enabled, IRQ pin will be pulled down to notice master device. When REG1F[7] is set to '1', The internal of IRQ provides a weak pull-up of around 20uA. If the IRQ pin is pulled-down externally and passes the internal de-bounce, the PMIC will be powered on automatically.



The VREF of PMIC can accept external input. When the PMIC is in Mater/Self-Work Mode, it will use the internal VREF. When the PMIC is in Slave Mode, it will use the external VREF and close the internal VREF.

#### 8.6. Multi-Power Outputs

AXP305B provides 5-CH DCDCs, 10-CH LDOs and 1-CH Switch output. DCDC1~5 are automatically switchable between PFM and PWM by default. Its switching frequency is 3MHz. Under the typical condition, its inductor is 1.5uH, and output capacitor is 10uF. The voltage range and the driving ability of each output are shown in the following table.

Table 41 The output voltage and arriving ability								
Rails	Enable Bit	Voltage Register	Output Range	Default Voltage	Startup Sequence	Max Load		
DCDCA	REG10H[0]	REG12H	0.6V~1.52V	0.9V	√%2	2.5A		
DCDCB	REG10H[1]	REG13H	℃1.0V~2.55V	1.8V	2 کا	2.5A		
DCDCC	REG10H[2]	REG14H	0.6V~1.52V	0.9V	2	2.5A		
DCDCD	REG10H[3]	REG15H	0.6V~3.3V	1.1 <b>V</b>	2	1.5A		
DCDCE	REG10H[4]	REG16H	1.1V~3.4V	3.3V	2	1.5A		
ALDO1	REG10H[5]	REG17H	0.7V~3.3V	3.3V	1	0.3A		
ALDO2	REG10H[6]	REG18H	0.7V~3.3V	/	off	0.3A		
ALDO3	REG10H[7]	REG19H	0.7V~3.3V	/	off	0.3A		
BLDO1	REG11H[0]	REG20H	0.7V~1.9V	1.8V	1	0.4A		
BLDO2	REG11H[1]	®REG21H	0.7V~1.9V	0.9V	2	0.3A		
BLDO3	REG11H[2]	REG22H	0.7V~1.9V	/	off	0.2A		
BLDO4	REG11H[3]	REG23H	0.7V~1.9V	/	off	0.2A		
CLDO1	REG11H[4]	REG24H	0.7V~3.3V	1.8V	2	0.4A		
CLDO2	REG11H[5]	REG25H	0.7V~4.2V	/	off	0.3A		
CLDO3	REG11H[6]	REG26H	0.7V~3.3V	/	√@ff	0.2A		
Switch	REG11H[7]		p° /	/	,ς° ∕ off	/		

Table 4. The output voltage and driving ability

DCDC A&B support Dual-Phase mode, and their Maximum load capacity is 5A. DCDC A&B&C support Tri-Phase mode, and their Maximum load capacity is 7.5A. PMIC detects the PHSET pin's status at boot time, and saves the status into REG1B[7:6]. After the boot is complete, the value of REG1B[7] can be changed by the Serial Interface to change the operating mode.

PHSET pin status	GND	VINT	Floating
A/B/C: operating mode	A/B/C work independently	A&B Poly-Phase	A&B&C Poly-Phase
REG1B[7:6]: corresponding value	00	01	10

DCDC D&E also support Dual-Phase mode, and their Maximum load capacity is 3A. The function that whether it is turned on by default can be customized, which can be controlled by REG1B[5]

NOTE: When poly-phase is open, only need to change the corresponding register of DCDCA or DCDCD to change the output state.



DCDC A/C/D support DVM. When the output voltage changes, REG1A can control the change slope.

DCDCA and FBGND are feedback of DCDC A, which are used to set the output voltage. DCDCA pin connects to the load point, and FGBND pin connects to the ground of the load. The internal resistance of the PCB trace and the bonding line can be compensated, so that the voltage on both ends of load is accurate. When power on, the PMIC determines whether to open the compensation by judging whether the FBGND connects to the GND. If not compensated, FBGND floating will be used.

All the DCDC and LDO have a function of current limiting protection. When the current of load is greater than the current-limiting value, the output voltage will decrease. PMIC will real-time monitor the output voltage of DCDC A/B/C/D/E. When the output voltage is below a certain proportion of the target voltage, the PMIC will boot shutdown process (Whether shutdown depends on the corresponding REG1D.)

The auto-detection function of DCDC inductor: If the PMIC detects that the DCDC is not connected to the inductor, it will not boot the DCDC, and mask the output monitor.

The PMIC has a DCBSET pin, which is used to set the output voltage for default. When the DCBSET is connected to the VINT, the default output is 1.5V. When the DCBSET is connected to the GND, the default output is 1.2V. When DCBSET is floating, the default output of voltage can be customized, which is factory settings.

DCBSET	GND	VINT	floating	A THE THE PARTY OF
DCDCB, Default Voltage	1.2V	1.5V	customized,	Default is 1.1V

#### 8.7. Serial Interface

PMIC supports two communication protocols (the protocols is determined by REG3E, and the default protocol can be customized):

- TWSI, Address: 0x6C, 0x6D.
- RSB, Address; 0x03A2, 0x04E6.

When multiple AXP305B work with together, the communication protocol has the following points:


- Multiple power ICs use the same communication address, such as 0x6C/0x6D, and hang on the same bus.
- The high 4bits of 0xFE are the extension bits of the PMIC (its value can be customized and determined by MODESET, the extra bits are 0 directly). The extended address of multiple ICs are different with each other.
- When the high 4bits of 0xFF are same as the 0xFE, the PMIC will response, and you can read or write, otherwise the PMIC will not respond.
- 0xFF is special: When the communication address is right, you can write the value to 0xFE, regardless of whether 0xFF is match for the 0xFE. When you read the 0xFF, the PMIC will not response only as 0xFF is match for 0xFE.
- When communicating, write the value of 0xFE of the target communication PMIC to the high 4bits of 0xFF.
- Write the different value to the high 4bits of 0xFF, the communication can be switched between different PMIC on the bus.
- If the high 4bits are set to full 1(broadcast address), no matter what the value of 0xFE is, all the PMICs will response and all the PMICs can be written at once(unreadable).

NOTE: In practical applications, this broadcast address is usually used only when different PMICs need to be coordinated, and only special registers (such as 0x3F) are written.

The above changes do not need to change the operating mode of the protocol host, and the existing



TWSI/RSB host can be used. When the extended addressing of 0xFE is set to 0x0 at the high 4bits (master/self-work mode), and the communication process is same as the original protocol, and there is no need to set the high 4bits of 0xFF.



THE STATE OF THE S

The co to the state of the stat



# X-Powers 9. Register

# 9.1. Register List

ADDR	Description	R/W	Default
REG00	Startup source	R	XXH
REG03	Chip ID	R	/
REG04-07	4 data buffers	RW	00H
REG10	On-off control 1	RW	3FH
REG11	On-off control 2	RW	13H
REG12	DCDC-A voltage control	RW	1EH
REG13	DCDC-B Voltage control	RW	10H
REG14	DCDC-C voltage control	RW	1EH
REG15	DCDC-D voltage control	RW	19H
REG16	DCDC-E Voltage control	RW	16H
REG17	ALDO1 voltage control	RW	1ÅH
REG18	ALDO2 voltage control	RW	00Н
REG19	ALDO3 voltage control	RW	00H
REG1A	DCDC mode control1	RW	00H
REG1B	DCDC mode control2	RW	00H
REG1C	DCDC frequency setting	RW	08H
REG1D	output monitor control	RW	FDH
REG1F	IRQ & PWROK& Off discharge setting	RW	0XH
REG20	BLDO1 voltage control	RW	0BH
REG21	BLDO2 voltage control	RW	02H
REG22	BLDO3 voltage control	RW	00H
REG23	BLDO4 voltage control	RW	00H
REG24	CLDO1 voltage control	RW	0BH
REG25	CLDO2 voltage control	RW	00Н
REG26	CLDO3 voltage control	RW	-00H
REG31	power wakeup ctrl & VOFF setting	RW	00Н
REG32	power disable & power down sequence	RW	Х6Н
REG35	Wakeup pin function setting	RW	00H
REG36	POK setting	RW	59H
REG3E	Interface mode select	RW	00H
REG3F	Special control register	RW	00H
REG40	IRQ enable1	RW	03H
REG41	IRQ enable2	RW	13H
REG48	IRQ status1	RW	00H
REG49	IRQ status2	RW	00Н
REGF3	VREF & Temperature warning level setting	RW	01H
REGFE	Serial interface address extension	RW	00Н
REGFF	Register address extension	RW	00H



The register has two kinds of reset signals:

System reset means that the registers will be reset when the PMIC is power on.

Power on reset means that the registers will be reset when the PMIC is powered up.

#### 9.2. Register Description

#### 9.2.1. REG 00: Startup Source

Reset: system reset

Bit	Description	R/W
7-6	Chip Mode	R
	00:Slave	
	11:Master	
	10:Self-Work	
	01:Reserved	
5	Startup by ALDOINGOOD from low to high when EN is high	R
4	Startup by EN from low to high when ALDOINGOOD is high	R
3,	Startup by IRQ pin	$\mathbf{R}$
2	Startup by PWRON press	R
1	Startup by PWRON special sequence	R
0	Startup by ALDOIN from low to high	R

#### NOTE:

- If restart, there is no flag
- If multiple boot sources arrive at the same time, they are all set to high.

#### 9.2.2. REG 03: IC Type NO.

Bit	Description		R/W
5-4	IC Version NO.	780	R
7-6	IC Type NO.		R
&	010000: IC is AXP305B		4
3-0	Others: Reserved	NV NV	JE IV

#### 9.2.3. REG 04-07: 4 Data Buffers

Reset: power on reset

#### 9.2.4. REG 10: Output Power on-off Control 1

Default: 3FH

Reset: system reset

Bit	Description	R/W	Default
7	ALDO3 on-off control	RW	0
6	ALDO2 on-off control	RW	0
5	ALDO1 on-off control	RW	1
4	DCDG-E on-off control	RW	1
3	DCDC-D on-off control	RW	1
2	DCDC-C on-off control	RW	1
1	DCDC-B on-off control	RW	1



		0 DCDC-A on-off control	AIV		RW	1
--	--	-------------------------	-----	--	----	---

NOTE: The internal PMIC designs a buffer register for REG10. When REG1F[6] is set to 0, the address of 0x10H will point to REG10. When REG1F[6] is set to 1, it will export the REG10's value to its buffer register, and the address of 0x10H points to the buffer register, and REG10's value has no change. When REG3F[6] is set to 1, it will export the buffer register's value to REG10. After that, it will set REG1F[6] and REG3F[6] to 0, and the address of 0x10H points to REG10.

#### 9.2.5. REG 11: Output Power on-off Control 2

Default: 13H

Reset: system reset

Bit	Description		R/W	Default
7	SW on-off control	1	RW	0
6	CLD03 on-off control	, so /	RW	0
5	CLDO2 on-off control		RW	0
4	CLDO1 on-off control		RW	1
3	BLDO4 on-off control	NA N	RW	0
2	BLDO3 on-off control		RW	0
1	BLDO2 on-off control		RW	A CONTRACTOR OF THE PROPERTY O
0	BLDO1 on-off control	AAU	RW	1

NOTE: The internal PMIC designs a buffer register for REG11. When REG1F[6] is set to 0, the address of 0x11H will point to REG11. When REG1F[6] is set to 1, it will export the REG11's value to its buffer register, and the address of 0x11H points to buffer register, and REG11's value has no change. When REG3F[6] is set to 1, it will export the buffer register's value to REG11. After that, it will set REG1F[6] and REG3F[6] to 0, and the address of 0x11H points to REG11.

#### 9.2.6. REG 12: DCDC-A Voltage Control

Default:1EH

Reset: system reset

1	Bit	Description	EXX.	R/W	Default
	7	Reserved		RW	0
?	6-0	DCDC-A voltage setting bit5-0:	etilliti i	RW	0011110
		$0.6V\sim1.1V$ , $10\text{mV/step}$ , 51steps	****	-2	*
		1.12V~1.52V,20mV/step, 21steps			

#### 9.2.7. REG 13: DCDC-B Voltage Control

Default: 10H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	DCDC-B voltage setting bit4-0:	RW	10000
	1.0V~2.55V, 50mV/step, 32steps		

#### NOTE

- The default value is determined by DCBSET according to the application.
- When DCBSET is connected to the VINT, the default output is 1.5V; When the DCBSET is connected



the GND, the default output is 1.2V When DCBSET is floating, the default output of voltage can be customized.

• The range of customization: 1.0V~2.55V.

#### 9.2.8. REG 14: DCDC-C Voltage Control

Default: 1EH Reset: system reset

Bit	Description	R/W	Default
7	Reserved	RW	0
6-0	DCDC-C voltage setting bit6-0:	RW	0011110
	0.6V~1.1V, 10mV/step, 51steps		
	1.12V~1.52V, 20mV/step, 21steps		

#### 9.2.9. REG15: DCDC-D Voltage Control

Default: 19H

Reset: system reset

Bit	Description		R/W Default
7-6	Reserved		RW 00
5-0	DCDC-D voltage setting bit5-0:	Ethics 1	RW 011001
	0.6~1.5V, 20mV/step, 46steps		-17
	1.6~3.3V, 100mV/step, 18steps		

#### 9.2.10. REG 16: DCDC-E Voltage Control

Default: 16H

Reset: system reset

Bit	Description		R/W	Default
7-5	Reserved		RW	000
4-0	DCDC-E voltage setting bit4-0:	, CO	RW	10110
	1.1~3.4V, 100mV/step, 24steps	Mo		

#### 9.2.11. REG 17: ALDO1 Voltage Control

Default: 1AH

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	ALDO1 voltage setting bit4-0:	RW	11010
	0.7~3.3V, 100mV/step, 27steps		

#### 9.2.12. REG 18: ALDO2 Voltage Control

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	ALDO2 voltage setting bit4-0:	RW	00000
XA	0.7~3.4V, 100mV/step, 27steps		A A A A A A A A A A A A A A A A A A A



#### 9.2.13. REG 19: ALDO3 Voltage Control

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	ALDO3 voltage setting bit4-0:	RW	00000
	0.7~3.3V, 100mV/step, 27steps		

#### 9.2.14. REG 1A: DCDC Mode Control 1

Default: 00H

Reset: system reset

Bit	Description	. \	R/W	Default
7	Reserved	(c)	RW	0
6	DCDC-D DVM voltage ramp control	0: 1step/15.625us	RW	0
5	DCDC-C DVM voltage ramp control	1: 1step/31.250us	RW	0
4.3	DCDC-A DVM voltage ramp control	A A A A A A A A A A A A A A A A A A A	RW	0
3	DVM on-off control when wakeup	0: Disable	RW	O MANAGEMENT
	z Hilli a	1: Enable		HIII TO THE
2	DCDC-D DVM on-off control	0: Disable	RW	0
1	DCDC-C DVM on-off control	1: Enable	RW	0
0	DCDC-A DVM on-off control		RW	0

#### 9.2.15. REG 1B: DCDC Mode Control 2

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7-6	DCDC A&B&C poly-phase control	RW	PHSET
<b>.</b>	00: No poly-phase 01: A&B Dual-phase 10: A&B&C Tri-phase		.4
	01: A&B Dual-phase		RIV.
(2)34	00: No poly-phase 01: A&B Dual-phase 10: A&B&C Tri-phase		A A A A A A A A A A A A A A A A A A A
	11: No poly-phase		
5	DCDC D&E poly-phase control	RW	(0) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1
	0: No poly-phase	-45	£7.
	1: Poly-phase		
4-0	Reserved	RW	0

NOTE: The PMIC starts to import the status of PHSET into bit[7:6], and then, bit[7:6] is controlled by the serial interface. The default of bit[5] is determined by the actual application.

#### 9.2.16. REG 1C: DCDC Frequency Setting

Default: 08H

Reset: system reset

Bit	Description	WILL.	R/W	Default N
7	DCDC frequency spread enable	15 Tell 200	RW	0
	0: Disable			

# AXP305B PMIC For Multi-Core High-Performance

۵	1: Enable	AIV	AIV		21/2
6	DCDC freque	ency spread range control	A TOPIC	RW	0
	0: 50kHz		The state of the s		- William
	1:100kHz				A KANDAN
5-0	Reserved			RW 🦸	001000

#### 9.2.17. REG 1D: Output Monitor Control

Default: FDH

Reset: Power on reset

	ower on reser		
Bit	Description	R/W	Default
7	DCDC-E 85% low voltage turn off PMIC function	RW	1
	0: Disable		
	1: Enable 480	80	
6	DCDC-D 85% low voltage turn off PMIC function	RW	1
	0. Disable		
	1: Enable		
5	DCDC-C 85% low voltage turn off PMIC function	RW	1
	0: Disable		La like
	1: Enable	6	
4	DCDC-B 85% low voltage turn off PMIC function	RW	1
	0: Disable		
	1: Enable		
3	DCDC-A 85% low voltage turn off PMIC function	RW	1
	0: Disable		
	1: Enable		
2	Reserved	RW	1
1-0	DCDC A/B/C output voltage monitor de-bounce time setting	RW	01
	00: 62us		
1	01: 124us		_4
The state of the s	10: 186us		THE VENT
CEXX Y	11: 248us		A A A A A A A A A A A A A A A A A A A

#### 9.2.18. REG 1F: IRQ & PWROK& Off Discharge Setting

Default: 0000 1xxx (Determined by the actual application). Mode indicates that it is determined by the operating mode of IC.

Reset: Power on reset, bit6 为 System reset

	1 0 W 01 011 1000 W, 0110 / \$ 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		
Bit	Description	R/W	Default
7	IRQ pin turn on or wakeup AXP305B function enable when IC is Self-Work	RW	0
	Mode; IRQ pin wakeup AXP305B function enable when IC is Master/Slave	;	
	Mode.		
	0: Disable	.0	
	1: Enable	18	
6	Register address 0x10/0x11 destination register control	RW	0
K	0: REG10/11		ARIV TO THE PROPERTY OF THE PR
XA	1: REG10/11corresponding buffer register		XA
	The following cases also need to clear the bit:		



	*4,		_
	1). When Wakeup occurs, there need not to export the buffer register to		10
XATERS	REG10/11, that can be cleared.		X4[1]2V
	2). When the 3F[6] is set to 1, there need to export the buffer register to		A STATE OF THE STA
S. N.	REG10/11, and then clear it.		A A A A A A A A A A A A A A A A A A A
5	Reserved State Sta	RW -	,0
4	Reserved	RW	0
3	Internal off-discharge for DCDC&LDO	RW	1
	0: Disable		
	1: Enable		
2	PMIC normal power-off 4ms delay enable	RW	Mode
	0: Disable		
	1: Enable		
	Default; © 0 in Master/Slave Mode	120	
	1 in Self-Work Mode		
	NOTE:		
	In the slave mode, it refers to the delay between the internal shutdown		
A XX	signal and closing each output.		NA STATE
	In the master/self-work mode, it refers to the delay between pulling		
2	down PWROK and closing each output		illigi.
1-0	Delay time between PWROK signal and power good time	RW	Mode
	00: 8ms		
	01: 16ms		
	10: 32ms		
	11: 64ms		
	Default: 10 in Slave Mode		
	11 in Master/Self-Work Mode		

# 9.2.19. REG 20: BLDO1 Voltage Control

Default: 0BH

Reset: system reset

Bit	Description		R/W	Default
7-4	Reserved		RW	0000
3-0	BLDO1 voltage setting bit4-0:	· Fill Hard	RW	1011
	0.7~1.9V, 100mV/step, 13steps	·**		**

#### 9.2.20. REG 21: BLDO2 Voltage Control

Default: 02H

Reset: system reset

Bit	Description	R/W	Default
7-4	Reserved	RW	0000
3-0	BLDO2 voltage setting bit3-0:	RW	0010
	0.7~1.9V,100mV/step,13steps	Co	

#### 9.2.21. REG 22: BLDO3 Voltage Control

Default: 00H

Reset: system reset



# AXP305B PMIC For Multi-Core High-Performance

Bit	Description	AID	R/W	Default
7-4	Reserved	TA TANKS	RW	0000
3-0	BLDO3 voltage setting bit3-0:		RW	0000
\$ T. V.	0.7~1.9V,100mV/step,13steps	A Marin		A STATE OF THE STA

#### 9.2.22. REG 23: BLDO4 Voltage Control

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7-4	Reserved	RW	0000
3-0	BLDO4 voltage setting bit3-0:	RW	0000
	0.7~1.9V,100mV/step,13steps		

## 9.2.23. REG 24: CLDO1 Voltage Control

Default: 0BH

Reset: system reset

Bit	Description		R/W	Default
7-5	Reserved		RW	000
4-0	CLDO1 voltage setting bit4-0:	· · · · · · · · · · · · · · · · · · ·	RW	01011
	0.7~3.3V, 100mV/step, 27steps			/,

#### 9.2.24. REG 25: CLDO2 Voltage Control

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	CLDO2 voltage setting bit4-0:	₽W	0 0000
	0.7~3.4V,100mV/step,28steps		
	3,6~4.2V,200mV/step,4steps		

#### 9.2.25. REG 26: CLDO3 Voltage Control

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	CLDO3 voltage setting bit4-0:	RW	0 0000
	0.7~3.3V, 100mV/step, 27steps		

#### 9.2.26. REG 31: Power Wakeup Ctrl & VOFF Setting

Default: 00H

Reset: bit[3] is System reset, the others is Power on reset

Bit	Description	R/W	Default
7	PWROK drive low or not when Power wake up and REG31[3]=1	RW	0
	0: Not drive low		RIV
-XA	1: Drive low in wake up period		A A A A A A A A A A A A A A A A A A A

AXP305B PMIC For Multi-Core High-Performance

6	Voltage recovery control when AXP305B wakeup  (Valid only for the default output that can be customized)  0: Recovery to the default	RW	0
XX.	(Valid only for the default output that can be customized)		X KINGS
- AFXY	0: Recovery to the default		
B-IV	1: Remain the same		A A A A A A A A A A A A A A A A A A A
5	Soft Power wakeup, write 1 to this bit, the output power will be waken up,	RW -	0
	and this bit will clear itself		
4	Control bit for IRQ output and wake up trigger when REG31[3] is 1	RW	0
	0: IRQ pin is masked and IRQ can wake up AXP305B		
	1 : IRQ pin is normal and IRQ cannot wake up AXP305B		
3	Enable bit for the function that output power be waken up by REG31_[5],	RW	0
	POKNIRQ,POKLIRQ or IRQ pin is Low.		
2-0	V <sub>OFF</sub> setting bit2-0:	RW	000
	2.6~3.3V, 0.1V/step, 8steps	80	

#### 9.2.27. REG 32: Power Disable & Power Down Sequence

Default: 00x0 0110, Mode: indicated that it is determined by the operating mode of IC.

Reset: bit [7:6] is system reset, the others is Power on reset

		400	TA
Bit	Description	R/W	Default
7	Power disable control	RW	0
	Write '1' to this bit will power off the PMIC, and this bit will clear itself	2	
6	Host restart the PMIC and clear itself	RW	0
5	Monitor PWROK pin status, and detect power-on normal or not	RW	Mode
	0: Disable		
	1: Enable		
	Default: 0 in Master/Slave Mode		
	↓ in Self-Work Mode	%	
4	Enable for restart the PMIC by PWROK drive low when IC is in Self-Work	RW	0
	Mode		
	0: Disable		THE IVE
XX	1: Enable		X
3	Output power down sequence control	RW	0
?	0: At the same time;	4	Alligo,
	1: The reverse of the start-up sequence		T
2	Die temperature detect enable	RW	1
	0 : Disable		
	1: Enable		
1	The PMIC shut down or not when die temperature is over the warning level	RW	1
	2 (125°C)		
	0: Not shutdown		
	1: Shutdown	~o	
0	Enable for 16s POK shut the PMIC	RW	0
	0: Disable		
4	Til: Enable		RIV



#### 9.2.28. REG 35: Wakeup Pin Function Setting

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7-4	Reserved skilling	RW	0000
3	Wakeup valid signal	RW	0
	0: Low level		
	1: High level		
2-0	Wakeup pin function setting bit[2:0]	RW	000
	000: Wakeup IN		
	001: Wakeup OUT		
	010: Drive low		
	011: Drive high(VINT)	180	
	1xx; Floating	·	

#### 9.2.29. REG 36: POK Setting

Default: 59H

Reset: bit[3] is system reset, the others is Power on reset

Reset: b	it[3] is system reset, the others is Power on reset		1975 M
Bit	Description	R/W	Default
7-6	ONLEVEL setting 1-0	RW	01
	00: 128ms		
	01: 1s		
	10: 2s		
	11: 3s		
5-4	IRQLEVEL setting 1-0	RW	01
	00: 1s		
	01: 1.5s <sub>8</sub>	%	
	01: 1.5s 6 10: 2s 7		
	13. 2.38		
3	Enable bit for the function which will shut down the PMIC when POK is	RW	1
A XA	larger than OFFLEVEL		XXX
	0: Disable		
?	1: Enable		illigs.
2	The PMIC auto turn on or not when it shut down after OFFLEVEL POK	RW 🧐	0
	0: Not turn on		
	1: Auto turn on		
1-0	OFFLEVEL setting 1-0	RW	01
	00: 4s		
	01: 6s		
	10: 8s		
	11: 10s		

#### 9.2.30. REG 3E: Interface Mode Select

Default: 00H

Reset: power on reset

Bit	Description		A STATE OF THE STA	R/W	Default
-----	-------------	--	--	-----	---------

## AXP305B PMIC For Multi-Core High-Performance

7-0	Interface mode select	A IV	AIV	RW	00H
X KINS	0111,1100(7CH): RSB	A TANKS	A TOP TO SERVICE AND A SERVICE		XX TENSOR
XXT	Others: TWSI		and the second second		

#### 9.2.31. REG 3F: Special Control Register

Default: 00H

Reset: system on reset

Ttoset. 5	ystem on reset		
Bit	Description	R/W	Default
7	Power disable control.	RW	0
	Write "1" to this bit will power off the PMIC, and this bit will be cleared		
	itself.		
	(The function is same as REG32[7], Which is used to control multiple		
	PMICs to turn off at the same time in generally.)	180	
6	After writing 1, the value of the buffer register is exported to REG10/11.	RW	0
	And then, the output is automatically cleared and REG1F[6] is set to 0.		113
5	Soft Power Wakeup.	RW	0
	Write "1" to this bit, the output power will wake up, and this bit will be		A STATE OF THE STA
	cleared itself (The function is same as REG31[5], Which is used to control		Z WASTER
	multiple chips to wakeup at the same time in generally.		E HILL
4-0	Reserved	RW	00000

#### 9.2.32. REG 40: IRQ Enable1

Default: 03H

Reset: system reset

Bit	Description	R/W	Default
7	Voltage of DCDC-E is under 85% of setting IRQ enable	RW	0
6	Voltage of DCDC-D is under 85% of setting IRQ enable	RW	0
5	Voltage of DCDC-C is under 85% of setting IRQ enable	RW	0
4	Voltage of DCDC-B is under 85% of setting IRQ enable	RW	0
3	Voltage of DCDC-A is under 85% of setting IRQ enable	RW	0
2	Reserved	RW	0
T.	Die temperature is over the warning level 2 IRQ enable	RW	1
0	Die temperature is over the warning level 1 IRQ enable	RW	A.C.

#### 9.2.33. REG 41: IRQ Enable2

Default: 13H

Reset: system reset

Bit	Description	R/W	Default
7	Reserved	RW	0
6	POKPIRQ enable	RW	0
5	POKNIRQ enable	RW	0
4	Wakeup source enable in wakeup pin when it's wakeup IN	RW	1
3-2	Reserved	RW	00
1	POKSIRQ enable	RW	1
0	POKLIRQ enable	RW	1



#### 9.2.34. REG 48: IRQ Status1

Default: 00H

Reset: system reset (reset signal is controlled by REGF2[7])

Bit	Description A	R/W	Default
7	Voltage of DCDC-E is under 85% of setting, writing 1 to this bit or the	RW	0
	output rise to normal will clear it		
6	Voltage of DCDC-D is under 85% of setting, writing 1 to this bit or the	RW	0
	output rise to normal will clear it		
5	Voltage of DCDC-C is under 85% of setting, writing 1 to this bit or the	RW	0
	output rise to normal will clear it		
4	Voltage of DCDC-B is under 85% of setting, writing 1 to this bit or the	RW	0
	output rise to normal will clear it	180	
3	Voltage of DCDC-A is under 85% of setting, writing 1 to this bit or the	RW	0
	output rise to normal will clear it		
2	Reserved	RW	00
1,200	Die temperature is over the warning level 2	RW	0
	Writing 1 to it or temperature drop to level 2 will clear it		A THE STATE OF THE
0	Die temperature is over the warning level 1	RW	0
	Writing 1 to it or temperature drop to level 1 will clear it		/ <sub>1</sub> ,
		98"	

#### 9.2.35. REG 49: IRQ Status2

Default: 00H

Reset: system reset

Bit	Description	R/W	Default
7	Reserved	RW	0
6	POKPIRQ Writing 1 to it will clear it	₽W	0
	Writing 1 to it will clear it		
5	POKNIRQ Writing 1 to it will clear it	RW	0
	Writing 1 to it will clear it		117
4	Wakeup source is detected by wakeup pin	RW	0
	Writing 1 to it will clear it		
3-2	Reserved	RW	00
1	POKSIRQ	RW	0
	Writing 1 to it will clear it		
0	POKLIRQ	RW	0
	Writing 1 to it will clear it		

#### 9.2.36. REG F3: VREF & Temperature Warning Level Setting

Default: 01H

Reset: Bit4 system reset, other power on reset

Bit	Description	GO/	R/W	Default
7	Control VREF power-saving or not when the PMIC is on	Was	RW	0
	0: Not saving	THE IT		RIV
	1: Auto saving	- XA (10)		-XA



## AXP305B PMIC For Multi-Core High-Performance

120

6-5	VREF power-saving cycle set	RW	00
JA KINST	VREF power-saving cycle set  00: 16ms  01: 32ms  10: 48ms		*AND THE STATE OF
	01: 32ms		
	10: 48ms		1 Hillian
	11:64ms 🚓 🖟	-513	xilli.
4	VREF output resister control for voltage sense	RW	0
	0: 20k		
	1: <1k		
3-2	Reserved	RW	00
1-0	Temperature warning level 1 & level 2 setting	RW	01
	01: Corresponding level $1 = 125$ °C, level $2 = 135$ °C		
	steps: 10°C, level1&2 linkage(fixed error: 10)		

#### 9.2.37. REG FE: Serial Interface Address Extension

Default: xxxx 0000

180

Bit	Description	R/W
7		R
6	Extended address: bit3:0 (which can't be set to full 1)	R
5	Bit3:2 = 00	R
4	Bit[1] is customizable, Default value is 0.	R
	MODESET=VINT/Floating(master/self-work mode): bit0=0	
	MODESET=GND(slave mode): bit0=1	
3-0	Not design	

#### 9.2.38. REG FF: Register Address Extension

Default: xxxx 0000

Reset: system reset

Bit	Description	R/W	Default
7-4	The dynamic value of extended address.	RW	0000
	Read and Write the chip when it is the same as 0xFE[7:4].		RIV
3-0	Register address extension bit, map to the bit[11:8] of the address	RW	0000

NOTE: No matter what the high value is, and as long as the address of lower 8-bit is 0xFF, and the register will respond.


A THE RELIEF TO THE CO. TO S.

A THE RELIEVE TO THE PARTY OF T



# 10. Package

AXP305B package is QFN7\*7, 56-pin.



COMMON DIMENSIONS
(UNITS OF MEASURE=MILLIMETER)

SYMBOL MIN NOM MAX
A 0.70 0.75 0.80
A1 0 0.02 0.05
A2 0.50 0.55 0.60
A3 0.20REF
b 0.15 0.20 0.25
D 6.90 7.00 7.10
E 6.90 7.00 7.10
D2 5.10 5.20 5.30
E2 5.10 5.20 5.30
E2 0.30 0.40 0.50
H 0.35EF
K 0.50REF




Figure 4. Package Information

#### Order Information:

Type	Quantity 48°	Part Number	
Tray	260Ppcs/Tray 10Trays/package	AXP305B	\(\frac{1}{1}\)


#### Marking information:

The first five stand for LOT, as long as the first five number is same, then the lot is same. The six and seven stand for IC version, the last four is related to package information.

#### Tray Information:

Item	Color	Size
Aluminum foil bags	Silvery White	540*300*0.14mm
Pearl cotton cushion(Vacuum bag)	White	12*680*185mm
Pearl cotton cushion(The Gap between vacuum bag and inside box)	White	Left-Right:
		12*180*85mm
7%	180	Front-Back:
		12*305*70mm
Inside Box	White White	396*196*96mm
Outside Box	White	419*413*319mm





Reflow Profile:

The reflow profile recommended in this document is a lead-free reflow profile that is suitable for pure lead-free technology of lead-free solder paste.

Figure 6 shows the typical reflow profile of AXP305B device sample.




Figure 6. AXP305B Typical Reflow Profile

Reflow profile conditions of AXP305B device sample is given in Table 5.

**Table 5. Reflow Profile Conditions** 

	QTI typical SMT reflow profile conditions (for reference only)		
	Step	Reflow condition	
Environment	N2 purge reflow usage (yes/no)	Yes, N2 purge used	
	If yes, O2 ppm level	O2 < 1500 ppm	
<b>A</b> ∞	Preheat ramp up temperature range	25℃ -> 150℃	
B	Preheat ramp up rate	1.5~2.5 ℃/sec	
C	Soak temperature range	150℃ -> 190℃	
D	Soak time	80~110 sec	



AXP305B PMIC For Multi-Core High-Performance

E	Liquidus temperature	217℃	<i>a</i> 1
F	Time above liquidus	60-90 sec	75 TO ST
G	Peak temperature	240-250℃	
H	Cool down temperature rate	≤4°C/sec	



The Country of the Co