AXP707 PMIC Optimized For Multi-Core High-Performance System

1. Features

6 DCDCs

DCDC1: 1.6-3.4V, 100mV/step, IMAX=1.5A DCDC2: 0.5-1.20V, 10mV/step, 1.22-1.30V,

20mV/step, IMAX=3A, DVM

DCDC3: 0.5-1.20V, 10mV/step, 1.22-1.30V,

20mV/step, IMAX=3A, DVM

DCDC4: 0.5-1.20V, 10mV/step, 1.22-1.30V,

20mV/step, IMAX=3A, DVM

DCDC5: 0.8-1.12V, 10mV/step, 1.14-1.84V,

20mV/step, IMAX=2.5A, DVM, default set by DC5SET

DCDC6: 0.6-1.10V, 10mV/step,1.12-1.52V,

20mV/step, IMAX=2.5A, DVM

DCDC2 &DCDC3 can be set as dual-phase;

DCDC5 & DCDC6 can be set as dual-phase.

DVM(Dynamic Voltage Scaling Management)

ramp rate: 2.5mV/us at DCDC frequency 3MHz.

15 LDOs, 1 Switch

RTCLDO: 3.0V/1.8V,IMAX=60mA

ALDO1: 0.7~3.3V, 100mV/step, IMAX=500mA

ALDO2: 0.7~3.3V, 100mV/step, IMAX=300mA

ALDO3: 0.7~3.3V, 100mV/step, IMAX=200mA

DLDO1: 0.7~3.3V, 100mV/step, IMAX=500mA

DLDO2: 0.7~3.4V, 100mV/step; 3.4~4.2V,

200mV/step; IMAX=400mA

DLDO3: 0.7~3.3V, 100mV/step, IMAX=300mA

DLDO4: 0.7~3.3V, 100mV/step, IMAX=500mA

ELDO1: 0.7~1.9V, 50mV/step, IMAX=400mA

ELDO2: 0.7~1.9V, 50mV/step, IMAX=200mA

ELDO3: 0.7~1.9V, 50mV/step, IMAX=200mA

FLDO1: 0.7~1.45V, 50mV/step, IMAX=300mA

FLDO2: 0.7~1.45V, 50mV/step, IMAX=100mA

GPIO0LDO: $0.7^{\sim}3.3$ V, 100mV/step, IMAX=100mA

GPIO1LDO: 0.7~3.3V, 100mV/step, IMAX=150mA

CHGLED: GND switch for motor or LED,

IMAX=100mA

Revision 1.2

- TWSI(Two wire serial interface) supporting standard and quick slave mode, slave Address is 0x68/0x69 or 0x6A/6B by customer
- RSB(Reduced Serial Bus) supporting for Allwinner platform, slave Address is 0x01D1 or 0x0273 by customer

- Intelligent Power Select (IPS), VBUS-IPSOUT is $125m\Omega$ typically, and ACIN-IPSOUT is $80m\Omega$ typically.
- Adaptive Li battery PWM charger with current total up to 2.8A
- Battery Fuel Gauge and coulomb counter
- Power on/off press key
- Internal Temperature sensor and protection
- Safe and Soft start up

2. Applications

- Tablet, Smart phone, DVR, Desktop, Dongle
- UMPC-like, Student Computer

3. Description

AXP707 is customized PMIC for multi-power rails required SOC platform.

AXP707 is a highly integrated PMIC targeting at Li-battery (Li-ion or Li-polymer) applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for processors to meet the increasingly complex and accurate requirements on power control.

AXP707 comes with an adaptive USB3.0 compatible Flash Charger that supports up to 2.8A charge current. It also supports 22 channels power outputs (including 6-CH DCDCs). To ensure the security and stability of the power system, AXP707 provides multiple channels 12-bit ADC for voltage/current/temperature monitor and integrates protection circuits such as OVP, UVP, OTP, and OCP. Moreover, AXP707 features a unique E-Gauge™(Fuel Gauge) system, making power gauge easy and exact.

In addition, AXP707 embraces a fast interface for the system to dynamically adjust output voltage and enable power outputs so that the battery life can be extended to the largest extent.

Besides, AXP707 features an IPS™ (Intelligent Power Select) circuit to transparently select power path among ACIN/USB and LP-battery to system load.


Device Information

Part Number	Package	Body Size
AXP707	QFN-68	8mm * 8mm



4. Revision History

1	Revision	Date	Description
- FX	V 1.0	Mar.4, 2020	Initial version
	V 1.1	Aug.28, 2020	Update I _{TOLER} in Section 6.4
	V 1.2	Nov.12, 2020	Update Electrical Characteristics in Section 6.4 and Baking
	V 1.2	Nov.13, 2020	Conditions in Section 9.5




Revision 1.2



Contents

	Features			1
· · · · · · · · · · · · · · · · · · ·	Annlications	-SZIMI		
*		,		
	•			
	_			
0.				
	•			
			180	
7.	. Detail Description	(co/	
	7.1 Overview			
	7.2 Function Bloc	k Diagram	WIV.	16
	7.3 Serial Interfac	ce Communication		17
	* 7 4 D / - CC	I D	,	47
HIII KIND	7.4.1 Power	on/off sources	THE PARTY OF THE P	17
来	7.4.2 Sleep a	and wakeup	*	19
	7.5 IPS (Intelligen	it Power Select)		20
	•	·		
			///	
			<u> </u>	
			tection	
			780	
	7.7 Adaptive PWI	M Charger	780	25
	7.7.1 Charge	er Overview	20 7 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	26 N
	7.7.2 Chargi	ng start and stop	N.	26
	7.7.3 Timeo	ut activity		26
	7.7.4 CHGLE	D activity		27
140 KJ	7.7.5 Battery	y detection		28
-1×1/11	7.7.6 Tempe	rature protection	······································	28
	7.9 ADC			32
	7.10 Fuel Gauge			32
	7.11 Interrupt Co	ntroller		33
	7.12 TWSI			34
	7.13 Register			34
	7.13.1 Regis	ter List		34
	7.13.2 Regis	ter Description	780	37 48
8.	. Typical Application		Ço /	65 NSO
9.	. Package and Orderi	ng Information		66 all his
	9.1 Package Infor	mation	W.V	66
P Ô	LEXXY	EX.	EXP	A A A A A A A A A A A A A A A A A A A
Re	evision 1.2	Copyright © 2020 X-Pow	vers Limited. All Rights Reserved	3
EXIII TO		Ethler,	a till the	.gztyllfr
-1)(-				



Revision 1.2

Copyright © 2020 X-Powers Limited. All Rights Reserved

5. Pin Configuration and Functions




Figure 5-1 Pin Map

Table 5-1 Pin Description

2.17		A112	A.V
No.	Name	I/O ⁽¹⁾	Description
1	ELDO2	0	Output pin of ELDO2
2	ELDO3	0	Output pin of ELDO3
3	FLDO1	0	Output Pin of FLDO1
4	FLDOIN	PI	FLDOs input source
5	FLDO2	0	Output Pin of FLDO2
6	VIN5	PI	DCDC5 input source
7	LX5	10	Inductor Pin for DCDC5
8	DCDC5	I	DCDC5 feedback pin
9	DCDC6	I	DCDC6 feedback pin
10	LX6	10	Inductor Pin for DCDC6
11	VIN6	PI	DCDC6 input source
12	GND		GND for internal analog circuit
13	DLDO4	O O	Output Pin of DLDO4

Revision 1.2



No. Name		$\mathbf{p}_{\mathbf{s}_{r_{s_o}}}$	Who to	AXP707	el.
14 DLDO3 O Output Pin of DLDO3 15 DLDOIN PI DLDOs inguit source 16 DLDO2 O Output Pin of DLDO2 17 DLDO1 O Output Pin of DLDO1 18 SWOUT O Output Pin of DLDO1 19 VIN1 PI DCDC1 input source 20 DCDC1 I DCDC1 input pin of Switch form DCDC1 to SWOUT) input pin of DLDO2 21 LX1 IO Inductor Pin for DCDC1 22 VIN4 PI DCDC4 input source 23 LX4 IO Inductor Pin for DCDC4 24 DCDC4 I DCDC4 feedback pin DCDC4 input source 25 GND G GND for internal analog circuit 26 DP I Charger detection, USB D- 27 DM I Charger detection, USB D- 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO2 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDO3 and internal module input source Internal reference voltage, connect a fur Capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 6.5V typically. When it's digital input, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically	X-Pow	ers	AID		illa.
15 DLDOIN PI DLDOs input source 16 DLDO2 O Output Pin of DLDO2 17 DLDO1 O Output Pin of DLDO1 18 SWOUT O Output pin of switch form DCDC1 19 VINI PI DCDC1 input source 20 DCDC1 I DCDC1 input source 21 LX1 IO Inductor Pin for DCDC1 22 VINA PI DCDC4 input source 23 LX4 IO Inductor Pin for DCDC4 24 DCDC4 I DCDC4 input source 25 GND G GND for internal analog circuit 26 DP I Charger detection, USB D- 27 DM I Charger detection, USB D- 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO1 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDO3 and internal module input source Internal reference voltage, connect a 1uf capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. The logic high level is 0.5V typically. When it's digital output	No.	Name	I/O ⁽¹⁾	Description]
16 DLDO2 O Output Pin of DLDO2 17 DLDO1 O Output Pin of DLDO1 18 SWOUT O Output Pin of DLDO1 19 VIN1 PI DCDC1 input source 20 DCDC1 I DCDC1 input pin of Switch (from DCDC1 to SWOUT) 19 Input pin 21 LX1 IO Inductor Pin for DCDC1 22 VIN4 PI DCDC4 input source 23 LX4 IO Inductor Pin for DCDC4 24 DCDC4 I DCDC4 feedback pin 25 GND G GND for internal analog circuit 26 DP I Charger detection, USB D+ 27 DM I Charger detection, USB D+ 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO1 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDO3 and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O ADC input or ILDO by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is decided by REG93H. General purpose I/O/ADC input or ILDO by REG99H. When it's digital input, the logic high level is 1.5V, and the logic low level is decided by REG93H. General purpose I/O/ADC input or ILDO by REG99H. When it's digital input, the logic high level is 1.5V, and the logic low level is decided by REG93H. General purpose I/O/ADC input or ILDO by REG99H. When it's digital input, the logic high level is 1.5V, and the logic low level is decided by REG93H. General purpose I/O/ADC input or ILDO by REG99H. When it's digital input, the logic high level is 1.5V, and the logic low level is decided by REG93H. General purpose I/O/ADC input or ILDO by REG99H. When it's digital input, the logic high level is 1.5V, and the logic low level is decided by REG93H. General purpose I/O/ADC input or ILDO by REG99H. When it's digital input, the logic high level is 1.5V, and the logic low level is decided by REG93H. General purpose I/O/ADC input or ILDO by REG99H. When it's digital input, the logic high level is 1.5V, and the logic low level is decided by REG93H. General purpose I/O/ADC input or	14	DLDO3	0	Output Pin of DLDO3	1
17 DLDO1 O Output Pin of DLDO1 18 SWOUT O Output pin of switch form DCDC1 19 VIN1 PI DCDC1 input source 20 DCDC1 I DCDC1 input source 21 LX1 IO Inductor Pin for DCDC1 22 VINA PI DCDC4 input source 23 LX4 IO Inductor Pin for DCDC4 24 DCDC4 I DCDC4 inductor Pin for DCDC4 25 GND G GND for internal analog circuit 26 DP I Charger detection, USB D- 27 DM I Charger detection, USB D- 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO1 30 TS I Sattery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO2 32 ALDOIN PI ALDO3 ALDO3 ALDO3 ALDO3 OUTPUT pin of ALDO3 33 VREF O GREAT INPUT PIN SECRET	15	DLDOIN	PI	DLDOs input source	1
18 SWOUT O Output pin of switch form DCDC1 19 VIN1 PI DCDC1 input source DCDC1 feedback and Switch(from DCDC1 to SWOUT) input pin 21 LX1 IO Inductor Pin for DCDC1 22 VIN4 PI DCDC4 input source 23 LX4 IQ Inductor Pin for DCDC4 24 DCDC4 I DCDC4 feedback pin 25 GND G GND G GND for internal analog circuit 26 DP I Charger detection, USB D- 27 DM I Charger detection, USB D- 28 ALDD1 O Output pin of ALDD1 29 ALDD2 O Output pin of ALDD1 30 TS I Battery Temperature Sensor input or an External ADC Input 31 ALD03 O Output pin of ALD03 32 ALDDIN PI ALD03 and internal module input source Internal reference voltage, connect a 1uF capacitor to ground 30 General purpose I/O or LDQ by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it'	16	DLDO2	0	Output Pin of DLDO2	1
19 VIN1 PI DCDC1 input source 20 DCDC1 I DCDC1 feedback and Switch(from DCDC1 to SWOUT) input pin 21 LX1 IO Inductor Pin for DCDC1 22 VIN4 PI DCDC4 input source 23 LX4 IQ Inductor Pin for DCDC4 24 DCDC4 DCDC4 DCDC4 Inductor Pin for DCDC4 25 GND G GND for internal analog circuit 26 DP I Charger detection, USB D+ 27 DM I Charger detection, USB D+ 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO1 30 TS I Battery Temperature Sensor input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDO3 and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG93H. 36 LX3 IO Inductor Pin for DCDC3 37 LX3 IO Inductor Pin for DCDC3 38 VIN3 PI DCDC3 input source 40 VIN2 PI DCDC2 Inductor Pin for DCDC2 41 DCDC2 I DCDC2 feedback pin 42 DCDC2 I DCDC2 feedback pin 44 LX2 Inductor Pin for DCDC2	17	DLDO1	0	Output Pin of DLDO1	1
20 DCDC1 I DCDC1 feedback and Switch(from DCDC1 to SWOUT) input pin input pin input pin inductor Pin for DCDC1 22 VIN4 PI DCDC4 input source inductor Pin for DCDC4 23 LX4 IQ DCDC4 input source inductor Pin for DCDC4 24 DCDC4 DCDC4 I DCDC4 feedback pin incurrent pin for DCDC4 25 GND G GND for internal analog circuit 26 DP I Charger detection, USB D- 27 DM I Charger detection, USB D- 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO1 30 TS I Battery Temperature Sensor Input or an External ADC input input Pin p	18	SWOUT	0	Output pin of switch form DCDC1	1
Input pin Inpu	19	VIN1	PI	DCDC1 input source	1
21 LX1 IO Inductor Pin for DCDC1 22 VINA PI DCDC4 input source 23 LX4 IO Inductor Pin for DCDC4 24 DCDC4 I DCDC4 feedback pin 25 GND G GND for internal analog circuit 26 DP I Charger detection, USB D+ 27 DM I Charger detection, USB D- 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO2 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDO3 and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic	20	DCDC1	I	·	
23 LX4 IQ Inductor Pin for DCDC4 24 DCDC4 I DCDC4 IC DCDC4 IC DCDC4 feedback pin 25 GND G GND for internal analog circuit 26 DP I Charger detection, USB D- 27 DM I Charger detection, USB D- 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO2 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDO3 and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. 36 LX3 IO Inductor Pin for DCDC3 37 LX3 IO Inductor Pin for DCDC3 40 VIN2 PI DCDC2 II DCDC3 Inductor Pin for DCDC2 41 DCDC2 II DCDC2 II DCDC2 II Inductor Pin for DCDC2	21	LX1	10	Inductor Pin for DCDC1	1
DCDC4 DCDC4 DCDC4 DCDC4 feedback pin DCDC4 feedback pin DCDC4 feedback pin DCDC5 feedback pin DCDC6 feedback pin DCDC6 feedback pin DCDC6 feedback pin DCDC6 feedback pin DCDC7 DCDC6 feedback pin DCDC6 feedback pin DCDC7 DCDC	22	√% VIN4	PI 180	DCDC4 input source	1
26 DP I Charger detection, USB D+ 27 DM I Charger detection, USB D- 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO2 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDOS and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO, by REG92H. When it's digital input, the logic high level is 0.5v typically. When it's digital output, the logic high level is 0.5v typically. When it's digital output, the logic low level is 0.5v typically output or LDO by REG90H. General purpose I/O/ADC input or LDO by REG90H. When it's digital input, the logic high level is 1.5v, and the logic low level is 0.5v typically. When it's digital output, the logic high level is decided by REG91H. 36 LX3 IO Inductor Pin for DCDC3 37 LX3 IO Inductor Pin for DCDC3 38 VIN3 PI DCDC3 input source 40 VIN2 PI DCDC2 input source 40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC2 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2	23	LX4	IO CO	Inductor Pin for DCDC4	1
26 DP I Charger detection, USB D+ 27 DM I Charger detection, USB D- 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO2 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDOS and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO, by REG92H. When it's digital input, the logic high level is 0.5v typically. When it's digital output, the logic high level is 0.5v typically. When it's digital output, the logic low level is 0.5v typically output or LDO by REG90H. General purpose I/O/ADC input or LDO by REG90H. When it's digital input, the logic high level is 1.5v, and the logic low level is 0.5v typically. When it's digital output, the logic high level is decided by REG91H. 36 LX3 IO Inductor Pin for DCDC3 37 LX3 IO Inductor Pin for DCDC3 38 VIN3 PI DCDC3 input source 40 VIN2 PI DCDC2 input source 40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC2 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2	24	DCDC4		DCDC4 feedback pin	
27 DM I Charger detection, USB D- 28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO2 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDO3 and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital o	25	GND	G	GND for internal analog circuit	1
28 ALDO1 O Output pin of ALDO1 29 ALDO2 O Output pin of ALDO2 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDOS and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital ou	26	DP	l I	Charger detection, USB D+	
29 ALDO2 O Output pin of ALDO2 30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDOS and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG93H. General purpose I/O/ADC input or LDO by REG90H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically.	27	DM M	I	Charger detection, USB D-	1
30 TS I Battery Temperature Sensor Input or an External ADC Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDOs and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG93H. General purpose I/O/ADC input or LDO by REG90H. When it's digital input, the logic high level is 0.5V typically. When it's digital output, the logic low level is 0.5V typically. When it's digital output, the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG91H. 36 LX3 IO Inductor Pin for DCDC3 37 LX3 IO Inductor Pin for DCDC3 38 VIN3 PI DCDC3 input source 40 VIN2 PI DCDC2/3 input source 40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC2 input source 41 DCDC3 I DCDC2 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2	28	ALDO1	0	Output pin of ALDO1	
30 TS I Input 31 ALDO3 O Output pin of ALDO3 32 ALDOIN PI ALDOs and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 0.5V typically. When it's digital output, the logic high level is decided by REG93H. General purpose I/O/ADC input or LDO by REG90H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital input, the logic high level is 1.5V, and the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital input, the logic high level is 0.5V typically. When it's digital output, the logic high level is 0.5V typically. When it's digital inp	29	ALDO2	0	Output pin of ALDO2	
32 ALDOIN PI ALDOs and internal module input source Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO-by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG93H. General purpose I/O/ADC input or LDO by REG90H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG91H. 36 LX3 IO Inductor Pin for DCDC3 37 LX3 IO Inductor Pin for DCDC3 38 VIN3 PI DCDC3 input source 39 VIN2 PI DCDC2/3 input source 40 VIN2 PI DCDC2/3 input source 40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC3 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2	30	TS ®	1		
33 VREF O Internal reference voltage, connect a 1uF capacitor to ground General purpose I/O or LDO by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG93H. General purpose I/O/ADC input or LDO by REG90H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG91H. 36 LX3 IO Inductor Pin for DCDC3 37 LX3 IO Inductor Pin for DCDC3 38 VIN3 PI DCDC3 input source 39 VIN2 PI DCDC2/3 input source 40 VIN2 PI DCDC2/3 input source 40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC3 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2	31	ALDO3	0	Output pin of ALDO3	
ground General purpose I/O or LDO. by REG92H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG93H. General purpose I/O/ADC input or LDO by REG90H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is 4.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG91H. 36	32	ALDOIN	PI	ALDOs and internal module input source	
Solid Cypically, William its digital output, the logic light level is decided by REG93H. General purpose I/O/ADC input or LDO by REG90H. When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG91H. 36	33	VREF			
35 GPIO0 IO When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high level is decided by REG91H. 36 LX3 IO Inductor Pin for DCDC3 37 LX3 IO Inductor Pin for DCDC3 38 VIN3 PI DCDC3 input source 39 VIN2 PI DCDC2/3 input source 40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC3 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2 44 LX2 IO Inductor Pin for DCDC2	34	GPIO1	No STAND	input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital output, the logic high	N. M.
37 LX3 IO Inductor Pin for DCDC3 38 VIN3 PI DCDC3 input source 39 VIN2 PI DCDC2/3 input source 40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC3 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2 44 LX2 IO Inductor Pin for DCDC2	35	GPIOQ _k ,	Ю	When it's digital input, the logic high level is 1.5V, and the logic low level is 0.5V typically. When it's digital	
38 VIN3 PI DCDC3 input source 39 VIN2 PI DCDC2/3 input source 40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC3 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 Inductor Pin for DCDC2 44 LX2 Inductor Pin for DCDC2	36	LX3	Ю	Inductor Pin for DCDC3	
39 VIN2 PI DCDC2/3 input source 40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC3 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 Inductor Pin for DCDC2 44 LX2 IO Inductor Pin for DCDC2	-				_
40 VIN2 PI DCDC2 input source 41 DCDC3 I DCDC3 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2 44 LX2 IO Inductor Pin for DCDC2					-
41 DCDC3 I DCDC3 feedback pin 42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2 44 LX2 IO Inductor Pin for DCDC2					-
42 DCDC2 I DCDC2 feedback pin 43 LX2 IO Inductor Pin for DCDC2 44 LX2 IO Inductor Pin for DCDC2			PI	·	-
43 LX2 IO Inductor Pin for DCDC2 44 LX2 IO Inductor Pin for DCDC2		10	180	1%	┨
44 LX2 IO Inductor Pin for DCDC2		<u></u>	100/		1
Revision 1.2 Copyright © 2020 X-Powers Limited. All Rights Reserved 6	ZA KO	LAZ	**************************************	muuctoi Fiir loi Debez	1
	Revision 1.2	Copyright ©	2020 X-Powers Lim	ited. All Rights Reserved 6	

X-Powers	

X-Pou	iers	21/2	Nov.13,2020
No.	Name	I/O ⁽¹⁾	Description
45	GND	G	GND for internal analog circuit
46	PWROK	0	Power Good pin, push-pull output , and pull to VCC_RTC internal
47	SCK	I	Clock pin for serial interface, need a 2.2kΩ Pull High.
48	SDA	10	Data pin for serial interface, need a 2.2kΩ Pull High.
49	VCC_RTC	0	Output pin of RTCLDO
50	VINT	PO	Internal logic power, 1.8V
51	N_VBUSEN	IO	VBUS select or not setting pin
52	N_BATDRV	0	BAT to PS extern PMOS driver
53	CHGLED	00	Charger status indication
54	VBUS	PI	VBUS input
55	IPSOUT	PO	System power source
56	IPSOUT	PO	System power source
×57	ACIN	PI	ACIN input
58	ACIN	PI	ACIN input
59	GND	G	GND for internal analog circuit
60	PWRON	I	Power On-Off key input Internal 100k pull high to VINT pin
61	IRQ ®	0	Interrupt output, open drain output, need a $10k\Omega$ Pull High
62	DC5SET		Setting DCDC5 default Output Voltage, this pin must tied to GND/VINT or floating.
63	LOADSENSE	L	PWM Charger Current Sense Resistance Positive Input
64	BATSENSE	1/10	PWM Charger Current Sense Resistance Negative Input
65	LX_CHG	1000	Inductor Pin for PWM Charger
66	VIN_CHG		Charger input source
67	ELDOIN	PI PI	ELDOs input source
68	ELDO1	O O	Output pin of ELDO1
69	EP (III)	G	Exposed pad, connected to PCB ground

(1)O for output, I for input, IO for input/output, D for digital, A for analog, P for power, and G for ground.

Revision 1.2

FILLINGO TOO



6. Specifications

6.1 Absolute Maximum Ratings(1)

SYMBOL	DESCRIPTION	VALUE **	UNITS
VBUS/ACIN	Input Voltage Range	-0.3 to 11	V
V_{RIO1}	Voltage Range on pins IRQ, PWROK	-0.3 to 5.5	V
V_{RIO2}	Voltage Range on pins SCK, SDA, GPIO0, GPIO1, N_VBUSEN	-0.3 to IPSOUT+0.3	V
V _{RIO3}	Voltage Range on pin PWRON	-0.3 to 2.1	V
Tj	Operating Junction Temperature Range	125	$^{\circ}$
T _A	Operating Temperature Range	-20 to 85	$^{\circ}$
Ts	Storage Temperature Range	-40 to 150	$^{\circ}$
T _{LEAD}	Maximum Soldering Temperature (at leads 10sec)	260	$^{\circ}$

(1)Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V_{ESD}	Maximum ESD stress voltage, Human body model(HBM)	>2000	٧

6.3 Recommended Operating Conditions

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
VBUS/ACIN	Input voltage	3.5	7	٧

6.4 Electrical Characteristics

SYMBOL	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNITS
ACIN		V				CEXXA (IN)
V _{ACIN}	ACIN input voltage		3.5	5	7	V
I _{ACLIM}	ACIN input current limit	\$ Part of the second of the se	1500	1500	4000	mA
R _{ACIN}	Internal Ideal Diode On Resistance	ACIN to IPSOUT		80		mΩ
VBUS						
V _{VBUSIN}	VBUS Input Voltage		3.5	5	7	V
I _{BUSLIM}	VBUS input current limit		100	500	4000	mA
V_{UVLO}	VBUS Under Voltage Lockout			3.5		V
V _{out}	IPSOUT Output Voltage	780	2.9	180	5.0	V
R _{VBUS}	Internal Ideal Diode On Resistance	VBUS to IPSOUT		125		mΩ

X-Pa	D gggggggggggggggggggggggggggggggggggg	III MEO TOO	^	IN NOCO 100		XP707 v.13,2020
Battery Ch		**	XA ^R			XA
V _{TRGT}	BAT Charge Target Voltage		4.1	4.2	4.35	V
I _{CHRG}	Charge Current		200	1200	2800	mA
I _{TRKL}	Trickle Charge Current	-\mathrew		10%*I _{CHRG}	-1/*	mA
V_{TRKL}	Trickle Charge Threshold Voltage			3.0		V
ΔV_{RECHG}	Recharge Battery Threshold Voltage	Threshold Voltage Relative to V _{TARGET}		-100		mV
T _{TIMER1}	Charger Safety Timer Termination Time	Trickle Mode	40	50	70	min
T _{TIMER2}	Charger Safety Timer Termination Time	CC Mode	360	480	720	min
I _{END}	End of Charge Indication Current	CV Mode		10%*I _{CHRG} or 20%*I _{CHRG}		mA N
TOLER	The tolerance of charge current	ACIN=5V, VBAT=3.4V, I _{CHRG} =1.2A	20%	-110	+25%	THE STATE OF THE S
NTC	-2/K	来	4	III	***	
$V_{LTF-work}$	Cold Temperature Fault Threshold Voltage For Battery Work	Set by REG3CH	0	3.226	3.264	V
V _{HTF-work}	Hot Temperature Fault Threshold Voltage For Battery Work	Set by REG3DH	0	0.282	3.264	V
V _{LTF-charge}	Cold Temperature Fault Threshold Voltage For Battery Charge	Set by REG38H	0	2:112	3.264	V
V _{HTF} -charge	Hot Temperature Fault Threshold Voltage For Battery Charge	Set by REG39H	OZA	0.397	3.264	N/A
Off Mode	- / ^{*///}	L. Carling		<u> </u>	Ethill H	
I _{BATOFF}	OFF Mode Current	BAT=3.7V		40		μΑ
DCDC						'
f _{OSC}	Oscillator Frequency	Default		3		MHz
L	Inductor value			1.0		μН
DCDC1				_	<u> </u>	
		PFM Mode			1	
I _{VIN1}	Input Gurrent	I _{DCDC1} =0		500		μΑ
I _{LimDC1}	Switch Current Limit of PMOS	PWM Mode		2000		mA
I _{DCDC1}	Available Output Current	PWM Mode		1500		mA NIV
Revision 1.2	Copyright © 2020	O X-Powers Limited. All Right	ts Reserved			9



X-P.	owers	Julio 120		IN CO TOO		XP707 v.13,2020
V _{DCDC1}	Output Voltage	Y	1.6		3.4	V
Соит1	Output capacitor value		10	10*2	66	μF
DCDC2	: Fill Tr	ŢĮĮĮ.	'Zz.		深圳们	
I _{VIN2}	Input Current	PFM Mode I _{DCDC2} =0		50	·	μΑ
I _{LimDC2}	Switch Current Limit Per PMOS	PWM Mode		3900		mA
I _{DCDC2}	Available Output Current	PWM Mode		3000		mA
V_{DCDC2}	Output Voltage		0.5		1.3	V
C _{OUT2}	Output capacitor value	780	10	10*2	66	μF
DCDC3	2/800	11300		120		μΓ
I _{VIN3}	Input Current	PFM Mode I _{DCDC3} =0		₹ 50		μA
I _{LimDC3}	Switch Current Limit Per PMOS	PWM Mode		3900		mA
I _{DCDC3}	Available Output Current	PWM Mode		3000	深圳	mA
V _{DCDC3}	Output Voltage		0.5	W	1.3	V
Соитз	Output capacitor value		10	10*2	66	μF
DCDC4						
I _{VIN4}	Input Current	PFM Mode I _{DCDC4} =0		50		μΑ
I _{LimDC4}	Switch Current Limit of PMOS	PWM Mode		3900		mA
I _{DCDC4}	Available Output Current	PWM Mode		3000		mA
V _{DCDC4}	Output Voltage	- AND	0.5		1.3	V
C _{OUT4}	Output capacitor value		10	10*2	66	μΕ
DCDC5	The state of the s				-3	NEXXY
I _{VIN4}	Input Current	PFM Mode I _{DCDC5} =0		50	深圳村鄉	μΑ
I _{LimDC5}	Switch Current Limit of PMOS	PWM Mode		3000		mA
I _{DCDC5}	Available Output Current	PWM Mode		2500		mA
V _{DCDC5}	Output Voltage	DC5SET is tied to GND	0.8		1.84	V
C _{OUT4}	Output capacitor value		10	10*2	66	μF
DCDC6		_		_		
I _{VIN6}	Input Current	PFM Mode		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		μΑ
I _{LimDC6}	Switch Current Limit of PMOS	PWM Mode		3000		mA N
Revision 1.	2 Copyright © 2020	0 X-Powers Limited. All Right	ts Reserved			10



X-P	owers .	TENNSCO TOO	الم	E TO TO		XP707 v.13,2020
I _{DCDC6}	Available Output Current	PWM Mode	-XA	2500		mA
V _{DCDC6}	Output Voltage		0.6		1.52	V
Соит6	Output capacitor value	-\$ `	10	10*2	- 66	μF
RTCLDO (always on)					
V _{RTCLDO}	Output Voltage	I _{RTCLDO} =1mA		1.8 or 3.0		V
I _{RTCLDO}	Output Current			60		mA
ALDO1						
V _{ALDO1}	Output Voltage	I _{ALDO1} =1mA	0.7		3.3	V
I _{ALDO1}	Output Current	1,20		500		mA
IQ	Quiescent Current			<u></u> 60		μΑ
PSRR	Power Supply Rejection Ratio	V _{ALDO1} =3V,f=1kHz	,	70		dB
e _N	Output Noise,20Hz-80kHz	V _{ALDO1} =1.8V, I _{ALDO1} =10mA		40	11)	μVRMS
ALDO2	A A A A A A A A A A A A A A A A A A A		A This is	416	NA PARTIES	, it's
V _{ALDO2}	Output Voltage	I _{ALDO2} =1mA	0.7	11116	3.3	V
I _{ALDO2}	Output Current			300		mA
IQ	Quiescent Current			60		μΑ
PSRR	Power Supply Rejection Ratio	V _{ALDO2} =3V, f=1kHz		70		dB
e _N	Output Noise,20Hz-80kHz	V _{ALDO2} =1.8V, I _{ALDO2} =10mA		40		μVRMS
ALDO3				, ,0		
V _{ALDO3}	Output Voltage	I _{ALDO1} =1mA	0.7		3.3	V
I _{ALDO3}	Output Current	US Blogs	ا	200		mA
lo A	Quiescent Current	4. ·	XA TOPO	60		μΑ
PSRR	Power Supply Rejection Ratio	V _{ALDO3} =3V, f=1kHz	A STATE OF THE STA	70		dB
e _N	Output Noise,20Hz-80kHz	V _{ALDO3} =1.8V, I _{ALDO3} =10mA	No.	40	深圳村本	μVRMS
DLDO1	-					
V _{DLDO1}	Output Voltage	I _{DLDO1} =1mA	0.7		3.3	V
I _{DLDO1}	Output Current			500		mA
ΙQ	Quiescent Current			60		μΑ
PSRR	Power Supply Rejection Ratio	V _{DLDO1} =3V, f=1kHz		70		dB
e _N	Output Noise,20Hz-80kHz	V _{DLDO1} =1.8V, I _{DLDO1} =10mA		400		μVRMS
DLDO2	A CONTRACTOR OF THE PROPERTY O	The state of the s		TO THE PARTY OF TH		7/2
V_{DLDO2}	Output Voltage	I _{DLDO2} =1mA	0.7	•	4.2	V



X-P	gwers	A Table Co. Too	ام	12 120 120 120 120 120 120 120 120 120 1		XP707 v.13,2020
I _{DLD} 02	Output Current		TA TO THE TANK OF	400		mA
la	Quiescent Current			60		μΑ
PSRR	Power Supply Rejection Ratio	V _{DLDO2} =3V, f=1kHz	100	70	崇州行	dB
e _N	Output Noise,20Hz-80kHz	V _{DLDO2} =1.8V, I _{DLDO2} =10mA		40	, ,	μVRMS
DLDO3						
V_{DLDO3}	Output Voltage	I _{DLDO3} =1mA	0.7		3.3	V
I _{DLDO3}	Output Current			300		mA
ΙQ	Quiescent Current			60		μΑ
PSRR	Power Supply Rejection Ratio	V _{DLDO3} =3V, f=1kHz		70 °		dB
e _N	Output Noise,20Hz-80kHz	V _{DLDO3} =1.8V, V _{DLDO3} =10mA		40 V		μVRMS
DLDO4			A TOP TO SERVICE SERVI		446	XA TONY
V _{DLDO4}	Output Voltage	I _{DLDO4} =1mA	0.7	10	3.3	V
I _{DLDO4}	Output Current	-521		500	深圳市	mA
ΙQ	Quiescent Current			60		μΑ
PSRR	Power Supply Rejection Ratio	V _{DLDO4} =3V, f=1kHz	AR	70		dB
e _N	Output Noise,20Hz-80kHz	V _{DLDO4} =1.8V, I _{DLDO4} =10mA		40		μVRMS
ELDO1						
V _{ELDO1}	Output Voltage	I _{ELDO1} =1mA	0.7		1.9	V
I _{ELDO1}	Output Current	480		400		mA μA
IQ	Quiescent Current	Mac		15 35		μΑ
PSRR	Power Supply Rejection Ratio	V _{ELDO1} =1.2V, f=1kHz		65		dB AND
ELDO2			A A KARA		.4	A KAYA
V _{ELDO2}	Output Voltage	I _{ELDO2} =1mA	0.7		1.9	V
I _{ELDO2}	Output Current	·\$***		200		mA
ΙQ	Quiescent Current			35		μΑ
PSRR	Power Supply Rejection Ratio	V _{ELDO2} =1.2V, f=1kHz		65		dB
ELDO3						
V _{ELDO3}	Output Voltage	I _{ELDO3} =1mA	0.7		1.9	V
I _{ELDO3}	Output Current			200		mA
Ι _Q	Quiescent Current	180		350		μΑ
PSRR	Rower Supply Rejection Ratio	V _{ELDO3} =1.2V, f=1kHz		65		dB
FLDO1	N L	10				AIV.
Revision 1.	2 Copyright © 202	0 X-Powers Limited. All Righ	ts Reserved	·		12



X-P	S	ALE NOCO TOO	آاھ	William 180		XP707 7.13,2020
V _{FLDO1}	Output Voltage	I _{FLDO1} =1mA	0.7		1.45	V
ÎFLDO1	Output Current			300		mA
ΙQ	Quiescent Current	- Ş ^{XII}	(o)	35	读圳位	μΑ
PSRR	Power Supply Rejection Ratio	V _{FLDO1} =1.2V, f=1kHz		65	χ.	dB
FLDO2		•	'		<u>'</u>	
V_{FLDO2}	Output Voltage	I _{FLDO2} =1mA	0.7		1.45	V
I _{FLDO2}	Output Current			100		mA
IQ	Quiescent Current			35		μΑ
PSRR	Power Supply Rejection Ratio	V _{FLDO2} =1.2V, f=1kHz		65		dB
GPIO0LD	0 0	0 1/8		7.8		
V _{GPIOOLDO}	Output Voltage	REG90H[2:0]=011,	0.7	T Mis	3.3	V
I _{GPIOOLDO}	Output Current	REG90H[2:0]=011	NE XX	100	455	mA
la la	Quiescent Current	REG90H[2:0]=011	A THE THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TO THE PERSON NAMED IN CO	35		μΑ
PSRR	Power Supply Rejection Ratio	REG90H[2:0]=011 V _{GPI00} =3V, f=1kHz		65	THE WAY	dB
GPIO1LD	0	V GPIOU S V, I INIE				
	⊗	REG92H[2:0]=011,				
V _{GPIO1LDO}	Output Voltage	I _{GPIO1LDO} =1mA	0.7		3.3	V
I _{GPIO1LDO}	Output Current	REG92H[2:0]=011		150		mA
lα	Quiescent Current	REG92H[2:0]=011		35		μΑ
PSRR	Power Supply Rejection Ratio	REG92H[2:0]=011 V _{GPIO1} =3V, f=1kHz		65		dB
CHGLED		A.IV	(I)	7		ALV.
RCHGLED	Internal Ideal Resistance	Supply Voltage is 0.3V		2		Q
TWSI		.x)	K. K.		· *III/H	
V_{CC}	Input Supply Voltage		1.8	3.3	***	V
Addr	TWSI Slave Address (7 bits)			0x34	0x35	
f _{SCK}	Clock Operating Frequency			400		kHz
V _{IL}	SCK/SDA Logic Low Voltage	SDA is Open drain			0.3*V _{CC}	V
V _{IH}	SCK/SDA Logic Low Voltage	pin	0.7*V _{CC}			V
t _f	Clock Data Fall Time	2.2kohm Pull High		60		ns
t _r	Clock Data Rise Time	2.2kohm Pull High		100		ns
RSB		No.		Was a	•	
Addr	TWSI Slave Address	N. C.		0x01D1	0x0273	RIV
Revision 1.	2 Copyright © 202	0 X-Powers Limited. All Right	ts Reserved			13



	©		The Cotoo		TIMES TOO	Δ	XP707	M8C0 180
	X-P	wers	JIZ		NZ NZ	Nov	.13,2020	
	VINT		•	-XA			A TOP TO SERVICE AND A SERVICE	
<u> </u>	V _{INT}	Internal power supply for logic circuit	×	E TO SERVICE S	1.8	· ill Hill ill	V	
	Related IC	D: PWRON		•	•	-98-	•	
Ī	R _{pull-up}	Internal resister to VINT		50	100		kΩ	
İ	V _{IL}	Logic Low Voltage			0.5		V	
İ	V _{IH}	Logic High Voltage			1.3	2.1	V	
İ	Related IC	D: IRQ	I			l		
ŀ	V _{IL}	Logic Low Voltage	IRQ is open drain			0.3	V	
	V _{IH}	Logic High Voltage	output pin, pull up to IQ power (V_{IO}) by 10k Ω	0.7*V _{IO}	1400,400	V _{IO}	V	1180 180
ŀ	Related): PWROK	10K0	. All			W.IV	2,
ŀ	Vicini		DW/DOK is push null	LEXX P		0.3	V	
	Vic	Logic Low Voltage	PWROK is push-pull output pin, pull up	0.7*		0.3	S.V	
	V_{IH}	Logic High Voltage	to V _{RTCLDO} internal	V _{RTCLDO}	4116	VRTCLDO	V	
İ	Related IC	D: GPIO0		73.61	IW T	,		
ŀ	V _{IL}	Logic Low Voltage	REG90H[2:0]=010,		0.5		V	
İ	V _{IH}	Logic High Voltage	digital input		1.3		V	
	V _{IL}	Logic Low Voltage	REG90H[2:0]=000, drive low			0.3	V	
	V _{IH}	Logic High Voltage	REG90H[2:0]=001, drive high (high level set by REG91H)	0.7		3.3	V	M20-180
Ī	Related 10	D: GPIO1		, 16 B		•	A TOP OF THE PARTY	
İ	Vik	Logic Low Voltage	REG92H[2:0]=010,		0.5	3	V	
	V _{IH}	Logic High Voltage	digital input		1.3	HITTE STATE	V	
	V _{IL}	Logic Low Voltage	REG92H[2:0]=000,			0.3	V	
	V _{IH}	Logic High Voltage	REG92H[2:0]=001, drive high (high level set by REG93H)	0.7	3.3	3.3	v	

Revision 1.2

Copyright © 2020 X-Powers Limited. All Rights Reserved

1'

7. Detail Description

7.1 Overview

AXP707 is customized PMIC for multi-power rails required SOC platform.

AXP707 is a highly integrated PMIC targeting at Li-battery (Li-ion or Li-polymer) applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for processors to meet the increasingly complex and accurate requirements on power control.

AXP707 comes with an adaptive USB3.0-compatible Flash Charger that supports up to 2.8A charge current. It also supports 22 channels power outputs (including 6-CH DCDCs). To ensure the security and stability of the power system, AXP707 provides multiple channels 12-bit ADC for voltage/current/temperature monitor and integrates protection circuits such as OVP, UVP, OTP, and OCP. Moreover, AXP707 features a unique E-Gauge™(Fuel Gauge) system, making power gauge easy and exact.

In addition, AXP707 embraces a fast interface for the system to dynamically adjust output voltage and enable power outputs so that the battery life can be extended to the largest extent.

Besides, AXP707 features an IPS™ (Intelligent Power Select) circuit to transparently select power path among ACIN/USB and Li-battery to system load.

AXP707 is available in 8mm x 8mm 68-pin QFN package, and the package is Pb free.

TO TOO

THE TOWN TOO

THE VENT OF THE PROPERTY OF TH



7.2 Function Block Diagram




Figure 7-1 Function Block Diagram



7.3 Serial Interface Communication

When AXP707 works, the TWSI (two wire serial interface) SCK/SDA pin is pulled up to system IO power, and this interface can be used by HOST to access and adjust AXP707's working status. The RSB interface is fixed for Allwinner SOC platform.

Note that the external power hereinafter is ACIN or VBUS input.

7.4 Power on/off and Power sequences

PMIC has power off and power on status. When at off state, all voltage outputs are turned off except VCC_RTC, IPS, VINT and charger. At this time if powered by battery, the total power consumption is typically 40uA.

7.4.1 Power on/off sources

Power on source

Below are the 2 power up sources supported by AXP707 in mechanical off state:

- 1. Charger insertion (including ACIN and VBUS insertion); or
- 2. Power on key pressed

Power off source

Below are the few sources that can trigger power down of PMIC

- 1. ALDOIN $< V_{OFF}$ (indicating IPSOUT too low); or
- 2. Faulty condition; or
- 3. Power on key pressed; or
- 4. write 1 to REG32H[7]

Power on from charger insertion

The PMIC will start the power on sequence by a charger insertion. A charger insertion is detected from a rising voltage on the ACIN/VBUS node. If 4.1V< ACIN/VBUS < 7.0V, the charger will start charging immediately and autonomously. The existence of ACIN/VBUS is stored in REG00H[7/5].

Power on from power key pressed

The Power On Key(POK) can be connected between PWRON pin and GND of AXP707. AXP707 can automatically identify the status and then correspond respectively.

The PMIC should be able to start the power on sequence from a power on key pressed. The PMIC has a configurable timer to detect the power on key hold time. Power on key signal in AXP707 is referred as POK. Once falling edge is detected on POK, PMIC timer will start counting the hold time. POK signal has to be low for at least 32ms for it to be considered a valid signal. If the power on key hold time exceeds the timer threshold (ONLEVEL determined by REG36H [7:6]), the PMIC will start the power on sequence. Otherwise the PMIC will remain off.

Power off from ALDOIN< VOFF

PMIC will constantly monitor voltage level of ALDOIN which is connected to IPSOUT. When VALDOIN < VOFF (default is 2.9V, set in REG31H[2:0]), PMIC will force shutdown. There will be 500us de-bounce circuit for ALDOIN detection and adjusted hysteresis voltage to prevent false trigger. After force shutdown occurred, PMIC will remain off and wait for power on event to boot up.





VOFF and the compensated hysteresis voltage as below:

Table 7-1 VOFF and hysteresis

V _{OFF} condition	VX condition (Hysteresis)	żli,
V _{OFF} <= 3.0V	0.3V	
V _{OFF} = 3.1V	0.2V	
V _{OFF} = 3.2V or 3.3V	0.1V	

Power off due to faulty condition

PMIC will force shutdown once faulty event happened. Faulty event includes ACIN/VBUS>7V, PMIC internal temperature exceeds warning level3 (set in REG8FH [2]) and DCDC output drop more than 15% than the targeted output voltage (set in REG81H).

Power off by power on key pressed

Once power on key pressed, POK signal assert low and need to remain low for 32ms to be considered valid. PMIC has configurable timer to detect power on key hold time. If POK remain low for less than IRQLEVEL (set in REG36H [5:4]), POKSIRQ will be set. For POK hold time > IRQLEVEL, POKLIRQ will be set. Typically, the system uses POKLIRQ to allow user to express their demands for Host shutdown.

If POK remain low for more than OFFLEVEL (set in REG36H[1:0]), POKOIRQ will be issued. After IRQ issued, PMIC will wait for a period of time before it force shutdown (set in REG36H[3]). The PMIC can be turned on automatically (set in REG36H[2]). The waiting period is programmable from 0s to 70s(set in REG37H[2:0]).

If POK width is more than 16s, then PMIC will force shutdown immediately. This feature can be set in REG8FH[3]. When PMIC force shutdown, VCC_RTC will be shut off for 2 seconds, with 1k resistor to pull VCC_RTC to ground and then it will turn back on.

IN NECO TOO

A STATE OF THE STA

THE TO THE THE PERSON

Figure 7-2 POK IRQ

Force shutdown

Power off by write 1 to REG32H[7]

If Host write 1 to REG32H[7] of PMIC, the AXP707 will shutdown by itself. It's called soft power off.

7.4.2 Sleep and wakeup

To switch from power on mode to sleep mode, several power outputs should be disable. After that, REG31H[3] can be used to control whether following sources can be used to trigger wakeup.

- 1. ACIN connection/disconnection(REG40H[6:5] is set to 1);
- 2. VBUS connection/disconnection(REG40H[3:2) is set to 1);
- 3. POK press-long-key(REG44H[3] is set to 1);
- 4. POK negative edge(REG44H[5] is set to 1);
- 5. Battery low power warning Level 2(REG43H[1:0]are set to 1);
- 6. Detection of positive/negative edge when GPIO[1:0] functions is input (REG4CH[1:0], REG90H[7:6] and REG92H[7:6] are set to 1);

- 7. Software wakeup(REG31H[5] is set to 1);
- 8. IRQ wakeup(REG8FH[7] is set to 1);
- 9. Charging or Charge Done(REG41H[3:2] are set to 1).

After wakeup is triggered, each power output can be restored to default state in right power on sequence.

The Figure 7-3 is the Sleep/Wakeup control process.




Figure 7-3 Sleep and Wakeup

7.5 IPS (Intelligent Power Select)

AXP707 has Intelligent Power Select (IPS) to select the appropriate source to power the system. The output of IPS, IPSOUT will then be used as power source for downstream regulators and battery charger. For single input power source system, the power source could be connected to ACIN and VBUS.

Revision 1.2

7.5.1 IPS overview

Input Power Sources Block Diagram




Figure 7-4 Input Power Sources Block Diagram

Single Input Power Source Connection Diagram




Figure 7-5 Single Input Power Source Connection Diagram

- 1. If only Li- Battery is available, and no external power input, Li- Battery is used for power input;
- 2. If external power is available (ACIN or VBUS), it is preferred in power supply;
- 3. If both ACIN and VBUS are available but not short together, then ACIN is preferred in power supply;
- 4. If both ACIN and VBUS are available and short together, they will be used at the same time;
- 5. If the current is still insufficient, charge current will be reduced to zero, and Battery is used for one of power sources;
- 6. If Li- Battery is available, it will "Seamlessly" switch to Li- Battery once external powers removed.

7.5.2 IPSOUT source selection

There are two power source, ACIN source is channeled to IPSOUT when REG3AH[7] is set to 1 (default). For



whatever reason, if ACIN source need to be disconnected from IPSOUT, set REG3AH[7] to 0. VBUS source is channeled to IPSOUT when REG30H[7] is set to 0 (default). For whatever reason, if VBUS source need to be disconnected from IPSOUT, set REG30H[7] to 1. Note that when BC Detection module is detecting, REG2CH[2] = 1, VBUS to IPSOUT channel is OFF. We can shorted ACIN and VBUS together to Reduce power path Resistor, and AXP707 can auto detect it and report it in REG00H[1].

ACIN Select Setting

Table 7-2 ACIN Select Setting

REG 3AH	Description	R/W	Default
Bit 7	ACIN path select control when ACIN valid 0: ACIN path Not selected 1: ACIN path selected	RW	1

VBUS Select Setting

Table 7-3 VBUS Select Setting

REG 30H[7]	REG 2CH[2]	VBUS_SEL
0	0	1
1	X	0
X	1	0

Table 7-4 VBUS path select control

REG 30H	Description	R/W	Default
	VBUS path select control (VBUS_SEL) when VBUS valid		
Bit 7	Q: VBUS path selected	RW	0
	1: VBUS path not selected		

Table 7-5 BC Detection status

REG 2CH	Description	R/W	Default
9	BC_status (BC Detection status)	XIIIX	
Bit 2	1: Detecting, this bit is set when BC Detection start	RW 🏋	0
	0: Detection complete		

Input Source Select Setting

Table 7-6 Input Source Select Setting

		-	_	
VBUS_SEL	REG 00H[6]	REG 00H[4]	REG 00H[1]	IPSOUT from
×	0	0	×	VBAT-EXT
×	1	×	0	ACIN
0	0	1	×	VBAT-EXT
	0	1	OFFW	VBUS
1	0	1	1	VBUS



	0	1	1	1	VBAT-EXT
-3	×	1	0	1	ACIN
	1		1	1	ACIN+VBUS

Table 7-7 Power source status

REG 00H	Description	R/W	Default
Bit 6	Indication ACIN can be used or not	R	0
Bit 4	Indication VBUS can be used or not	R	0

7.5.3 ACIN current/voltage limitation

ACIN input power source has minimum hold voltage (VHOLD) setting and current limit setting. When the input source voltage drops below its VHOLD setting, it is considered as not having sufficient power. IPS will limit the current draw automatically so that the input source voltage is hold to this minimum level.

ACIN VHOLD is set as max of VBAT+0.15V or 3AH[5:3] whereas ACIN current limit can be set through REG 3AH[2:0].

Table 7-8 ACIN path control

REG 3AH	Description	R/W	Default
	ACIN VHOLD setting bit2-0		
Bit 5:3	000: 4.0V; 001: 4.1V; 010: 4.2V; 011: 4.3V;	RW	000
	100: 4.4V; 101: 4.5V; 110: 4.6V; 111: 4.7V		
	ACIN current limited setting bit2-0		
	000: 1.5A; 001: 2.0A; 010: 2.5A; 011: 3.0A;		
Bit 2:0	100: 3.5A; 101: 4.0A; 010&011: Reserved	RW	000
	Note: when ACIN and VBUS is shorted on PCB, the current limit is set by		
N. Carlo	VBUS current limit(REG35[7:4])		

7.5.4 VBUS current/voltage limitation

VBUS input power source has minimum hold voltage (VHOLD) setting and current limit setting. When the input source voltage drops below its VHOLD setting, it is considered as not having sufficient power. IPS will limit the current draw automatically so that the input source voltage is hold to this minimum level.

VBUS VHOLD is set as max of VBAT+0.15V or 30H[5:3] whereas VBUS current limit can be set through REG 35H[7:4].

Table 7-9 VBUS V_{HOLD} setting

REG 30H	Description	R/W	Default
	VBUS V _{HOLD} setting bit 2-0		
Bit 5:3	000: 4.0V; 001: 4.1V; 010: 4.2V; 011: 4.3V;	RW	000
	100: 4.4V; 101: 4.5V; 110: 4.6V; 111: 4.7V		,



Table 7-10 VBUS current limit select

REG 35H	Description	R/W	Default
	VBUS current limit select when VBUS Current limited mode is enable	Šį.	
Bit 7:4	0000: 100mA; 0001: 500mA; 0010: 900mA; 0011: 1500mA;	RW	000
DIL 7.4	0100: 2000mA; 0101: 2500mA; 0110: 3000mA; 0111: 3500mA;	NVV	000
	1xxx: 4000mA		

VBUS with the BC detection

For the case of battery charger detection enabled, once the USB charger detection is completed, VBUS current limit will be guided by the result of the detection. Subject to the type of USB charger detected, the current limit set in REG35H[7:4] will be auto updated by the value set in REG30H[1:0]. For example, if the BC detection result indicates SDP, the current limit in REG35H[7:4] will be set to 500mA (900mA if it is USB 3). If the detected USB charger is CDP or DCP, the current limit in REG35H[7:4] will then be updated according to the setting in REG30H[1:0].

Table 7-11 VBUS current limit according to BC detection result 1

	X^ 1°	
REG 2FH[7:5]	Current limit	Description
SDP	500mA	USB connected. After communication, CPU can identify
Other	REG30H[1:0]	USB3.0, then change the current limit to 900mA.

Table 7-12 VBUS current limit according to BC detection result 2

REG 30H	Description	R/W	Default
D:+ 1.0	Current limit default when BC1.2 detection result is non SDP	DIA	01
Bit 1:0	00: 900mA; 01: 1500mA; 10: 2000mA 11: 2500mA	RW	01

7.5.5 ACIN/VBUS input overvoltage protection

ACIN/VBUS to IPSOUT path have a regulator, target of 5.0V:

Table 7-13 ACIN/VBUS input overvoltage protection

		Table 7 43 / tell 17 1 B G G I	input over voltage protection	
XXXX	Input power	IPSOUT	CHGLED	Contents
	>7V	5V	Floating	AXP707 shutdown
	>6.3V	5V	2Hz toggle	Work normally
	>5.06V	5V	Charge LED	, /1,
	<5.06	Vin-0.06V	Charge LED	
	<3.5V	Vin-0.06V	Charge LED	Invalid

7.6 BC Detection Module

001

This section is primarily based on battery charging specification, for more information please refer to BC rev1.2 specifications. AXP707 is compatible with BC rev1.2 and can identify SDP/CDP/DCP except ACA The PMIC can detect the device type without software activity.

Table 7-14 BC1.2 device type

13	idale, it belle device type	100 miles	
Device _	Description	Compatible	
AIV		alv.	r
SDP	Standard Downstream Port	PMIC can identify	

Revision 1.2



AXP707

Juwei			A1/7	1000.13,2020
CDP	Charging Downstream Port		PMIC can identify	
DCP	Dedicated Charging Port		PMIC can identify	
ACA	Accessory Charger Adapter	-:[\$ `] [[]	PMIC can't identify	- 1/2 till 1

Please refer to REG2FH for detailed information.

AXP707 has battery charger detection module that capable of detecting type of USB charger plug into the port. The Figure 7-6 is the battery charger detection flow.




Figure 7-6 Battery charger detection flow

7.7 Adaptive PWM Charger

The AXP707 battery charger solution has two charging modes that it can be in. It is specifically designed to charge Li Ion or Li Polymer type batteries. The two modes are 1) Pre Charge Mode and 2) Fast Charge Mode. The delineation between these two modes is based on the battery voltage level of VTRKL which is set at 3.0V.

When battery voltage, VBATSENSE is between OV to 3.0V (VTRKL), the charger is in Pre Charge Mode where charging current is limited to a value of ITRKL (10% of ICHRG, default value is 120mA). This mode of operation is intended to prevent damage to the battery. Once VBATSENSE ≥ VTRKL, the charger will enter Fast Charge Mode. The Fast Charge Mode can be subdivided into two phases, namely the constant current phase (CC) and the constant voltage phase (CV). The CC phase takes place when VBATSENSE is in between VTRKL and VTRGT. It will charge with constant ICHRG. When VBATSENSE reach VTRGT, charger will operate at CV phase. At this phase, charger will charge with constant voltage of VTRGT.

7.7.1 Charger Overview




Figure 7-7 Charging process

VTRGT is programmed in REG33H[6:5] and ICHRG is in REG33H[3:0] whereas VTRKL is fixed at 3V and ITRKL is set as 10% of ICHRG.

7.7.2 Charging start and stop

When VBATSENSE is between 0V to (VTRGT-0.1V), the charge operation will start when ACIN/VBUS insert and REG 33H[7] is set to 1. The charging operation will cease when VBATSENSE is > (VTRGT-0.1V) and charging current < 10% of ICHRG.

7.7.3 Timeout activity

Refer to REG34H, there are 2 timers that can be programmed as charging expire time, REG34H[7:6] for Pre Charge and REG34H[1:0] for Fast Charge Mode. When the actual charge current is less than 20% of the ICHRG, the timer will automatically hold. When the timer expired, charger will no longer charge with programmed charging current. Instead, it will turn into safe mode. Under safe mode, charger will always charge the battery with 5mA until VBATSENSE > VTRGT – 0.1V. When the charger exits from safe mode, it will assert the IRQ. The safe mode status is reflected in REG01H[3] and SOC can get the mode status through this bit.

Table 7-15 Charger Control

allo		0		
REG 34H Bit	Descri	ption	R/W	Default
7	Pre-charge Timer length setting 1	00: 40 minutes; 01: 50 minutes;	RW	0



6	Pre-charge Timer length setting 0	10: 60 minutes; 11: 70 minutes.	RW	1,4
1	Fast charge maximum time setting	00: 6 hours; 01: 8 hours;	RW	0
	1	10: 10 hours; 11: 12 hours.	Ĭ,	
0	Fast charge maximum time setting	- Frin	R₩®	1
	0			

Table 7-16 Charger status

REG 01H	Description	R/W
D:+2	Indicate battery is in safe mode or not	0
Bit3	0: not in; 1: in	K

There are two ways to reset or exit from safe mode. One is remove and re-insert the input power source, another is toggle charger enable bit.

7.7.4 CHGLED activity

AXP707 provides CHGLED pin. The LED connected to this pin can be used to indicate charger status and input power sources over voltage alarm. There are two Charge LED modes that can be configured through REG34H[4] if REG32H[3] is set to 1.

Table 7-17 CHGLED Mode select

REG 34H	Description	R/W	Default
Bit 4	CHGLED Mode select when REG32H[3] is 1	RW	0
	0: Type A; 1: Type B		

Table 7-18 CHGLED pin control

REG 32H	Descr	Description		Default
Bit 5-4	CHGLED pin control	₀00: Hi-Z	RW	00
		01: 25% 0.5Hz toggle		
TEN STATE	The state of the s	10: 25% 2Hz toggle		
THE STATE OF THE S	The state of the s	11: drive low		
Bit 3	CHGLED pin control	0: controlled by REG32H[5:4]	RW	Q > 1
		1: controlled by Charger	*	

Charge LED indicator

Table 7-19 Charge LED indicator

CHGLED pin Mode A		Mode B	
		Not charging due to	
7 (tri stata)	Not charging	1: no external power source; or	
Z (tri-state)	Not charging	2: external power source is insufficient	
		and battery is discharging	
0	Abnormality alarm due to	0	
25% duty 1Hz (Z/Low)	1: charger timeout; or	Charging	
Mo	2: IC temperature > warning level 2	No.	
2500 July 4Hz (7/Low)	Overvoltage alarm (VBUS > 6.3V)	Alarm due to	
25% duty 4Hz (Z/Low)	Overvoitage alarm (VBOS > 6.3V)	1: VBUS > 6.3V; or	



T I DWCI D	A1V	NOV.13,20
XA TOP TO THE PROPERTY OF THE	A TOP OF THE PERSON NAMED IN COLUMN TO THE PERSON NAMED IN COLUMN	2: charger timeout; or
KX.		3: IC temperature > warning level 2
1	Classica	Not charging due to battery is fully
Low	Charging	charged

7.7.5 Battery detection

When the VBATSENSE<2.2V, AXP707 judge it as battery is not present. When VBATSENSE goes higher than 2.2V, it indicates battery present or is inserted. For the case of battery insertion or removal, IRQ will be asserted. Battery presence status is indicated in REG01H[5] and the battery detection function can be set by REG32H[6]. When charger insert, AXP707 will send a pulse to detect battery is present or not per 16 seconds.

7.7.6 Temperature protection

AXP707 has built in thermal protection for the IC itself with 3 levels of warning. Each warning level has 6.8°C different in threshold compare to the next level and each warning level has hysteresis gap of 13.6°C. Below are the charger responses with respect to each thermal warning level.

Table 7-20 Response for thermal warning

N.	
Warning	AXP707 Response
	Once the IC temperature exceeds this level, charger will charge at minimum charging current.
Level 1	If REG35[3]=1, the charger will stop charging. When IC temperature drops below hysteresis
	limit, charger will automatically go back to its original charging state.
	If IC temperature continue to rise and exceeds this level, charger will continue to charge at
Level 2	minimum charging current. Charge LED will provide indication according to Table 7-19 . If IRQ is
	enabled in REG43H[7], IRQ will be asserted and its status can be read from REG01H[7].
Lovel 2	If IC temperature exceeds this level, all the behavior is the same as level 2 but if REG8FH[2] is
Level 3	set to 1, IC will automatically shut down.

Table 7-21 Warning level 2 IRQ enable

REG 43H	Description (A)NO	R/W	Default
Bit7	The PMIC temperature over the warning level 2 IRQ (OTIRQ) enable	RW	0

Table 7-22 PMIC die over temperature indication

REG 01H	Description	R/W	Default
Bit7	Indication PMIC die over temperature or not		0
	0: not over temperature;		
	1: over temperature		

Table 7-23 Over temperature shut down control

REG 8FH	Description	R/W	Default
Bit 2	The PMIC shut down or not when Die temperature is over the warning	RW	0
	level 3 0: not shut down; 1: shut down		

Beside built in IC thermal protection, AXP707 has the capability to sense one external thermal sensor (for battery temperature) through TS pin.

Block Diagram for Battery Temperature Measurement




Figure 7-8 Block Diagram for Battery Temperature Measurement

AXP707 has built in current source that can be used to inject to external thermal sensor thru TS pin for temperature reading. This current source has 4 level of current which can be programmed through REG84H[5:4]. By default, the current source will only be injected when ADC is going to read the temperature data. The ADC to read TS pin input is enabled by setting REG82H[0] to 1. However the current source switch can be programmed to always OFF or ON or only ON when charger is charging through REG84H[1:0].

Table 7-24 TS pin control

REG 84H	O Description	R/W	Default
Bit 5-4	Current source from TS pin control	RW	11
BIT 5-4	00: 20uA; 01: 40uA; 10: 60uA; 11: 80uA	KVV	11
	Current source from TS pin on/off enable bit [1:0]		
	00: off; 01: on when charging battery, off when not charging;		
Bit1-0	10: on in ADC phase and off when out of the ADC phase, for power saving;	RW	10
DILT-0	11: always on	KVV	10
	Note: TS pin and GPIOOADC pin are same current source, so if set the TS		
THE SECOND	current source is always on, the GPIO0ADC is invalid		

Table 7-25 TS pin input to ADC enable

REG 82H Desc		Descripti	on A	R/W	Default	
Bit	, the state of the		,	,		
0	TS pin input to ADC enable	0:	off, 1: on	RW	0]

When the current source is injected to thermal sensor (NTC), it will create a voltage drop across NTC and this voltage will be read by 12 bits ADC thru TS pin. The 12 bits code output of the ADC will then be stored in REG58H (HSB 8) & REG59H (LSB 4). The relation of TS pin voltage to 12 bits ADC output code is as below:

12 bits ADC output code = $R_2NTC(\Omega)$ * REG84[5:4](μ A) / (0.8 * 1000)

Table below is the example by using 10K NTC from Murata (NCP15XH103F03R)



Table 7-26 Relationship among temperature, equivalent resistance, detected voltage and ADC data.

X4_	· ××		X4	V4.
Temperature	R_NTC	TS Pin Voltage	TS Pin Voltage 12 bits A	
(°C)	(O)	(V)	REG 58H[7:0]	REG 59H[3:0]
-10	40260	3.221	FBH	ÄH
0	26490	2.119	A5H	8H
25	10000	0.800	3EH	8H
40	5840	0.467	24H	7H
45	4924	0.394	1EH	CH
55	3550	0.284	16H	3H

There are 2 battery over temperature (OTP) and 2 under temperature (UTP) thresholds can be set to protect the battery by either controlling the charger or shutdown the system. The first level OTP & UTP thresholds are programmed by REG38H & REG39H. The second level OTP & UTP threshold are programmed by REG3CH & REG3DH. When battery temperature is higher or lower than the first level OTP or UTP threshold, IRQ is asserted, charger will stop charging and REG01H[6] change to 0 to reflect the status. When battery temperature is higher or lower than the second level OTP or UTP threshold, IRQ is asserted. System may or may not shutdown subject to SW decision. There is a hysteresis of 460.8 mV(refer to TS pin voltage) for UTP threshold, and there is a hysteresis of 57.6 mV for OTP threshold. Every time when the battery temperature comes out from first level over or under temperature, IRQ is asserted. Charger restores the original charging state and REG01H[6] change to 1. In normal case, first level of OTP & UTP thresholds should be set within the second level OTP & UTP thresholds.

The setting of using TS pin current source is showed in the following table:

Table 7-27 Setting of using TS pin current source

Usage condition	setting	Key point
Don't need temperature protection	TS = GND REG84H[1:0] = 00, (default	TS work as GPADC
1,800	00), REG84H[2] = 1	
Temperature protection when in	REG84H[1:0] = 01	Current source on when
charger		charging
Temperature protection when in	REG84H[1:0] = 10	AK YEAR
charging and discharging		
TS for GPADC or GPIO	REG84H[1:0] = 11 when need current	-:{k}
V	source	1
	REG84H[1:0] = 00 when not need current	
	source	

Logic Table:

Table 7-28 Logic Table

REG84H[2] Function	REG82H[0] ADC Enable	REG84H[1:0] Current	Work mode	IRO	Note
Q (i) M	0	_@xx	TS	NO NO	
o o	1	00	TS	NO	



AXP707

	0	1	01	TS	IRQ when in Charging	all IRQ work
% 5	0	1	10/11	TS	IRQ all times	THE STATE OF THE S
	1	0	xx	GPADC	NO	TS function disable

7.8 Multi-Power Outputs

DCDC1~6 are dual mode (PFM / PWM), by default is auto switch mode. All DCDC and PWM charger are synchronized with frequency of 3MHz (with spread spectrum option), hence small value external inductors and capacitors components can be used.

All DCDC and LDQ have current limiting protection function. When the load current exceeds the current limit, the output voltage will drop. Meanwhile, all of the DCDC output voltage will be monitored. If the DCDC output voltage is 15% lower than the set value and DCDC 85% low voltage turn off PMIC function (REG81H) is enabled, PMIC will automatically force a shutdown and PWROK pin becomes low. DCDC output voltage monitor de-bounce time setting is available at REG8EH[7:6].

DCDC2~6 has DVM enable option. In DVM mode, when there is a change in the output voltage, DCDC will change to the new targeted value step by step. If the application does not require use of any DCDC, the LX pin can be left floating while VIN and PGND need to be connected. PMIC will automatically detect this state to turn off the DCDC.

Table 7-29 Features of Multi-Power Outputs

	Power		Valtara Danas	AXP707	Na. Commont	Defects State	Application	
	Rails	Input	Voltage Range	Default Voltage	Max Current	Default State	Example	
	DCDC1	IPSOUT	1.6~3.4V	3.3V	1.5A	on	VCC-IO	
	DCDC2	IPSOUT	0.5~1.3V	0.9V	3.0A	on	VDD-CPU	
	DCDC3	IPSOUT	0.5~1.3V	√%0.9V	3.0A	√ ⊗ou	VDD-CPU	
	DCDC4	CIPSOUT	0.5~1.3V	ري 0.9V	3.0A	on روز	VDD-SYS	
	DCDC5	IPSOUT	0.8~1.84V	1.5/1.36/1.24V	2.5A 🦽	on	VCC-DRAM	
	DCDC6	IPSOUT	0.6~1.52V	0.9V	2.5A	on		
	ALDO1		0.7~3.3V	1.8	0,5A	on	AVCC	
19 (E)	ALDO2	IPSOUT	0.7~3.3V	1.8	0.3A	on	VCC18-LPDDR	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ALDO3	PSOUT IPSOUT Or	0.7~3.3V	3.3V	0.2A	on	VCC-USB	
	DLDO1	IDCOLIT	0.7~3.3V	3.3V	0.5A	off	11	
	DLDO2		0.7~4.2V	/	0.4A	off		
	DLDO3	Others	0.7~3.3V	/	0.3A	off		
	DLDO4	Others	0.7~3.3V	/	0.5A	off		
	ELDO1	IPSOUT	0.7~1.9V	1.8V	0.4A	on	VCC-PC	
	ELDO2	Or Others	0.7~1.9V	/	0.2A	off		
	ELDO3	28	0.7~1.9V	180 /	0.2A	off		
	FLDO1	⊘ IPSOUT	0.7~1.45V	ره × 0.9V	0.3A	on روز	VDD-CPUS	
	FLDO2	Or Others	0.7~1.45V	0.8V	0.1A 🚕	off		
	GPIO0LDO	IPSOUT	0.7~3.3V	/	0.1A	off		



7.0. 1/		78. 9		7 A V		
GPIO1LDO		0.7~3.3	/	0.15A	off	ZA TOTAL
VINT	IDCOLIT	Fixed 1.8V	Fixed 1.8V	100mA	Always on	PMIC Internal
RTCLDO	IPSOUT	Fixed 3.0 or 1.8V	Fixed 1.8V	60mA	Always on	VCC-RTC

Both VINT and RTCLDO input from IPSOUT. As long as any of the ACIN/VBUS or BAT power exists, they will not power down. VINT output is fixed at 1.8V, while VCC_RTC is fixed at 1.8V too for AXP707.

7.9 ADC

PMIC has a 12Bit SAR ADC. The ADC input range is 0V to 2.0475V, with is 0.5mV/step. Voltage and current ADC has sampling frequency option of 800/400/200/100Hz. The relationship between input signal and data is listed below:

		Table /	-30 ADC Signal a	iiu uata	
Channel function		000Н	√8°STEP	FFFH	Condition
BAT voltage (BATSENSE)		0mV_N	1.1mV	4.5045V	Power On
Current offset		0mĀ	1mA	4.095A	Charging or power on
BAT discharge current		0mA	1mA	4.095A	Power on
Internal temperature		-267	7.7+0.10625*xxx	H (°C)	Charging or Power on
BAT charge current	A A A A A A A A A A A A A A A A A A A	0mA	1mA	4.095A	Charging or Power on
TS pin input	-徐	0mV	0.8mV 🎋	3.276V	Charging or Power on
GPIO0 pin input		0mV	0.8mV	3.276V	Power On

Table 7-30 ADC signal and data

Current ADC measured the current through the 10mohm resistor between BATSENSE and LOADSENSE. For internal temperature, internal logic will do the ADC data comparison with register set warning level for sending over-temperature alarm or shutdown. To identify the battery current direction, the charge current and discharge current value will be compare base on status of charger enable, battery present and VBUS present indication.

7.10 Fuel Gauge

The Fuel Gauge comprises 3 modules – Rdc calculation module; OCV (Open Circuit Voltage) and Coulomb counter module; and calibration module. The Fuel Gauge system is able to export information about battery to application such as Battery capacity percentage (REGB9H), Battery Voltage (REG78H, REG79H), Battery charging current (REG7AH, REG7BH), Battery discharge current (REG7CH, REG7DH), Battery maximum capacity (REGE0H, REGE1H), Battery Rdc value (REGBAH, REGBBH). The Fuel Gauge can be enabled or disabled via REGB8H. The Battery low warning can be set in REGE6H, and IRQ (REG4BH) will be sent out to alert the platform when the battery capacity percentage is lower than the warning level set in REGE6H.

Once a default battery is selected for a particular design, it is highly recommended to calibrate the battery to achieve better Fuel Gauge accuracy. The calibration procedure is documented in separate Application Guide – **AXP707 Battery Calibration Application Guide**. Once the calibration data are available, user can write the calibration info to REG CO~DFH (OCV percentage table) on each boot. Or user can choose not to do the calibration and use the default OCV percentage value. Additionally, the Fuel Gauge system is capable to learn the battery characteristic on each Full charge cycle. Information such as Battery Maximum capacity (REGEOH, REGE1H) and Rdc (REGBAH, REGBBH) will be updated automatically over time.

OCV Percentage Table

FRINTING TOO

Table 7-31 OCV Percentage Table

Table	7-31 OCV Percentage	. Table
Reg Address	Percent	ocv
-17	0	2.9920
C0	RW(H)	3.1328
C1	RW(H)	3.2736
C2	RW(H)	3.3440
C3	RW(H)	3.4144
C4	RW(H)	3.4848
C5	RW(H)	3.5552
C6	RW(H)	3.5904
C7	RW(H)	3.6080
C8	RW(H)	3.6256
C9	RW(H)	3.6432
CA	RW(H)	3.6608
CB	RW(H)	3.6960
CC.X	RW(H)	3.7312
ĆD	RW(H)	3.7664
CE	RW(H)	3.8016
CF CF	RW(H)	3.8192
D0	RW(H)	3.8368
D1	RW(H)	3.8544
D2	RW(H)	3.8720
D3	RW(H)	3.9072
D4	RW(H)	3.9424
D5	RW(H)	3.9776
D6	RW(H)	4.0128
D7	RW(H)	4.0480
D8	√RW(H)	4.0832
D9	RW(H)	4.1184
DA/	RW(H)	4.1360
DB DB	RW(H)	4.1536
DC	RW(H)	4.1888
ĐĐ	RW(H)	4.224
DE	RW(H)	4.2592
DF	RW(H)	4.2944
•	100	4.3296



7.11 Interrupt Controller

PMIC Interrupt Controller monitors such as low power, bad battery, PWRON pin signal, over temperature, GPIO input edge signals such as trigger events. When the events occur, corresponding IRQ status will be set to 1, and will drive IRQ pin (NMOS open drain) asserted low. When host detect triggered IRQ signal, host will scan through the trigger events and respond accordingly. Meanwhile, Host will reset the IRQ status by writing '1' to status bit. Host will always check every IRQ status from time to time and only will take effect with respective relevant enabled IRQ bit only.

The input edge IRQ of GPIO will only functions when GPIO pin is set as Digital input, and the function will take

effect when input edge IRQ is enable. The input will go through about 1ms of de-bounce and corresponding IRQ will trigger when detect rising and falling edge. Rising, falling, or both edge triggering is control by corresponding IRQ register bit.

7bits event timer will issue timeout IRQ. Clearing IRQ does not start counter.

B7

7.12 TWSI

The PMIC is compatible with a host-controlled environment, functioned as a slave port enabling serial interface compatible hosts to write to or read from internal registers. The PMIC only responds (ACK) to address 68H/69H.(The slave address can be ordered to 6A/6BH)

780		Table	₹-32 TWSI	address		180		
BYTE		1800	,	BI	Т	-50/		
The state of the s	MSB	-\$6	5	4	3	2	1	0
WRITE	0	1	1	0	1	0	0	0
READ	0,33	1	1	0	1	0	0	1

B5

В3

B2

B1

Table 7-32 TWSI address

Incremental Read

I/O DATA BUS

The PMIC supports incremental read operations in normal TWI mode. The address increases by 1 automatically.

RSB

The PMIC supports RSB interface for Allwinner platform. The slave address is 0x01D1 or 0x0273.

B6

7.13 Register

7.13.1 Register List

Address	Description	R/W	Default
00	Power source status	R	A XX
01	Power mode and Charger status	R	
02	Power up/down reason register	RW	E HILLER
03	IC type number	R	8'b01xx0001
04-0F	12 Data buffers	RW	00H
10	Output power on-off control 1	RW	3FH
12	Output power on-off control 2	RW	01H
13	Output power on-off control 3	RW	E4H
14	On/Off synchronous control	RW	08H
15	DLDO1 voltage control	RW	1AH
16	DLDO2 voltage control	√⊗RW	16H
17	DLDO3 voltage control	RW	16H
18 A	DLDQ4 voltage control	RW	1AH
19	ELDO1 voltage control	RW	16H



	orteo Tao	180		- 0
			AXP707	113C
X-Powers	S ALE		Nov.13,2020	
1A	ELDO2 voltage control	RW	00H	
1B	ELDO3 voltage control	RW	00H	
1C	FLDO1 voltage control	RW	04H	
1D	FLDO2 voltage control	RW	€ 02H	
20	DCDC1 voltage control	RW	11H	
21	DCDC2 voltage control	RW	A8H	
22	DCDC3 voltage control	RW	A8H	
23	DCDC4 voltage control	RW	A8H	
24	DCDC5 voltage control	RW	взн	
25	DCDC6 voltage control	RW	9EH	
27	DCDC2~6 DVM control	RW	FCH	
28	ALDO1 voltage control	RW	OBH	- 0
29	ALDO2 voltage control	RW	ОВН	1180
2A \\	ALDO3 voltage control	RW	1AH	
, 2C	BC Module Global Register	RW	00H	
2D	BC Module VBUS Control and Status Register	RW	30H	
2E	BC USB Status Register	RW	40H	
2F	BC Detect Status Register	R	20H	
30	VBUS path control & Hold voltage setting	RW	01H	
31	Power wakeup control & V _{OFF} setting	RW	03H	
32	Power Disable, BAT detect and CHGLED pin control	RW	43H	
33	Charger Control 1	RW	C5H	
34	Charger Control 2	RW	45H	
35	Charger Control 3	RW	18H	
36	POK setting	RW	59H	
37	POK Power off activity time setting	RW	00H	- 0
38	V _{LTF} charge setting	RW	A5H	NSC.
39	White-charge setting	RW	1FH	,
3A	ACIN path control	RW	80H	
3B	DCDC frequency setting	RW	08H	
3C	V _{LTF-work} setting	RW	FCH	
3D	V _{HTF-work} setting	RW	16H	
3E	Interface mode select	RW	00H	
40	IRQ enable 1	RW	D8H	
41	IRQ enable 2	RW	FCH	
42	IRQ enable 3	RW	FFH	
43	IRQ enable 4	RW	03H	
44	IRQ enable 5	RW	7CH	
45	IRQ enable 6	RW	00H	
48	IRQ Status 1	RW	00H	
49	IRQ Status 2	RW	00H	113C
4A1V	VIRQ Status 3	RW	00H	
XX.	A Control of the Cont		×100	
Revision 1.2	Copyright © 2020 X-Powers Limited. All Rights Reserved		35	
A A A A A A A A A A A A A A A A A A A			17 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
III.	g HIII.		EXIII.	



1480 180

AXP707

4B **IRQ Status 4** RW 00H.× 4C **IRQ Status 5** RW 00H RW 00H 4D IRQ Status 6 58 TS pin input ADC data, highest 8bit R 00H 59 TS pin input ADC data, lowest 8bit 00H R 00H 5A GPIO0 pin input ADC data, highest 8bit R GPIO0 pin input ADC data, lowest 8bit 00H 5B R 78 Average data bit[11:4] for Battery voltage (BATSENSE) R 00H 79 Average data bit[3:0] for Battery voltage (BATSENSE) R 00H 7A Average data bit[11:4] for Battery charge current R 00H 7B 00H Average data bit[3:0] for Battery charge current R 7C Average data for Battery discharge current highest 8 bit R 00H 7D Average data for Battery discharge current lowest 4 bit R 00H DCDC PWM/PFM mode select 80H 80,10 RW 81 Off-Discharge and Output monitor control RW 80H 82 **ADC Enable** RW E1H ADC speed setting, TS pin Control RW F2H 84 ADC speed setting RW вон 85 8A Timer control RW 00H 8E DCDC output voltage monitor de-bounce time setting RW 40H IRQ pin, hot-over shut down 00H 8F RW GPIO0(GPADC) control 07H 90 RW 91 GPIOOLDO and GPIOO high level voltage setting RW 1AH 92 GPIO1 control RW 07H GPIO1LDO and GPIO1 high level voltage setting RW 1AH 93 94 **GPIO** signal bit R 00H 97 GPIO pull down control RW 00H AO.V Real time data bit[11:4] for Battery voltage (BATSENSE) R 00H Real time data bit[3:0] for Battery voltage (BATSENSE) A1 R 00H2 Fuel Gauge Control COH В8 RWBattery capacity percentage for indication 64H **B9** R * ВА RDC 1 RW 80H BBRDC 0 RW 5DH OCV 1 R 00H BC OCV 0 00H BD R E0 Battery maximum capacity RW 00H 00H Battery maximum capacity RW E1 E2 RW 00H Coulomb meter counter Coulomb meter counter RW 00H E3 OCV Percentage of battery capacity 64H E4 R Coulomb meter percentage of battery capacity R 64H E5 Battery capacity percentage warning level RW E6 A0H



	A I V	A'V	1000.13,2020
E8	Fuel gauge tuning control 0	RW	00H
E9	Fuel gauge tuning control 1	RW	00H
EA	Fuel gauge tuning control 2	RW RW	00Н
EB	Fuel gauge tuning control 3	RW	₹ 00H
EC	Fuel gauge tuning control 4	RW	00H
ED	Fuel gauge tuning control 5	RW	00H

7.13.2 Register Description

Note: hereinafter, "system reset" means that the Register will be reset when the PMIC power off, and "power on reset" means that the Register will be reset when IPSOUT voltage drop below 2.1V.

REG 00H: Power source status

	Bit	Description	R/W
	7 🔏	ACIN presence indication	R. Chir
	(=XX)	0: ACIN not presence (ACIN<3.5V)	13 X4 X4
10		1: ACIN presence (ACIN>4.1V)	
	6	Indication ACIN can be used or not	R
	5	VBUS presence indication	R
		0: VBUS not presence (VBUS<3.5V)	
		1: VBUS presence (VBUS>4.1V)	
	4	Indication of VBUS valid (VBUS_Val) and VBUS can be selected	R
	3	VBAT>3.5V or not	R
		0: not; 1: yes	
	2	Indication Battery current direction	R
		0: Battery discharge; 1: battery Charging	
	1	Indication ACIN and VBUS are shorted or not on PCB, IN_SHORT status	R
		0: not; 1: yes	
	0	STARTUP_TRIGGER: indicate the startup trigger is ACIN/VBUS or not	R
	XA	0: not; 1: yes	XA

REG 01H: Power mode and Charger status

Bit	Description	R/W
7	Indication PMIC die over temperature or not	R
	0: not over temperature; 1: over temperature	
6	Charging indication	R
	0: Charger is not charging or charging is done; 1: Charger is charging	
5	Battery presence indication	R
	0: No Battery is connected to AXP707; 1: Battery is connected	
4	REG 01H[5] valid flag	R
	0: REG 01H[5] is invalid 1: REG 01H[5] is valid	
	Indicate whether Battery detected or not yet	
3	Indicate battery is in safe mode or not	R
	0; not in; 1: in	NIV
2-0	Reserved	ROT



REG 02H: Power up/down reason register

Reset: Power on reset

Bit	Description	R/W	Default
7	Power on key override was the shutdown reason, write 1 to clear	R/W	0
6	Reserved	R/W	0
5	PMIC UVLO threshold was the shutdown reason, write 1 to clear	R/W	0
4	Reserved	R/W	0
3	Reserved	R/W	0
2	Battery insertion was the start up reason, write 1 to clear	R/W	0
1	Charger insertion was the start up reason, write 1 to clear	R/W	0
0	Power on key was the start up reason, write 1 to clear	R/W	0

REG 03H: IC type no.

Default: 8'b01xx0001 (Note: bit4&5 is uncertain)

Bit	61V 81V	Description	R/W
5-4	Reserved		RA
7-6	IC type No.		R
&	010001: IC is AXP707		No. 11
3-0	Others: Reserved		

REG 04-0FH: 12 Data buffers

Default: 00H

Reset: Power on reset

Note: As long as one of the external powers, batteries or backup batteries exists, this data will be reserved and

free from the startup and shutdown influence.

REG 10H: Output power on-off control 1

Default: 3FH (Note: bit0~5 by default is customized)

Reset: system reset

Bit	Descrip	tion	113	R/W	Default
7-6	Reserved				
5	DCDC6 on-off control	0: off;	1: on	RW	1
4	DCDC5 on-off control	0: off;	1: on 1	RW	1
3	DCDC4 on-off control	0: off;	1: on	RW	1
1	DCDC3 on-off control	0: off;	1: on	RW	1
1	DCDC2 on-off control	0: off;	1: on	RW	1
0	DCDC1 on-off control	0: off;	1: on	RW	1

REG 12H: Output power on-off control 2

Default: 01H (Note: bit0/3~6 by default is customized)

Reset: system reset

Bit		Description			R/W	Default
7	DC1SW on off control	4	0: off; 1: on	180	RW	0
6	DLDO4 on-off control	1/300/	0: off; 1: on	180°	RW	0
5	DLDO3 on-off control	O LIZ	0: off; 1: on	ALIZ	RW	0
4	DLDO2 on-off control	NA TOP OF THE PERSON NAMED IN COLUMN TO THE PERSON NAMED IN COLUMN	0: off; 1: on	X TO THE STATE OF	RW	0



Nov.13,2020

3,4	DLDO1 on-off control	0: off; 1: on	RW	0
2	ELDO3 on-off control	0: off; 1: on	RW	0
1	ELDO2 on-off control	0: off; 1: on	RW	0
0	ELDO1 on-off control	0: off; 1: on	R₩	1

REG 13H: Output power on-off control 3

Default: E4H (Note: bit2~3/5~7 by default is customized)

Reset: system reset

Bit		Descript	ion			R/W	Default
7	ALDO3 on-off control		0: off;	1: on		RW	1
6	ALDO2 on-off control		0: off;	1: on		RW	1
5	ALDO1 on-off control	1	0: off;	1: on	1,20	RW	1
4	Reserved	, Co /			Co T		
3	FLDO2 on-off control		0: off;	1: on		RW	0 _
2 1	FLDO1 on-off control	A STATE OF THE STA	0: off;	1: on	ALIEN V	RW	1,
1-0	Reserved	A A A A A A A A A A A A A A A A A A A			A XA	45	AN AN AN AN AN AN AN AN AN AN AN AN AN A

REG 14H: On/Off synchronous control

Default: 08H (Note: bit5&6 by default is customized)

Reset: system reset

Reset.	system reset		
Bit	Description	R/W	Default
7	Reserved	RW	0
6	DCDC2&3 poly-phase control	RW	0
	0: DCDC2&3 is independent, not poly-phase DCDC		
	1: DCDC2&3 is Dual-phase DCDC		
5	DCDC5&6 poly-phase control	RW	0
	0: DCDC5&6 is independent, not poly-phase DCDC		
	1: DCDC5&6 is Dual-phase DCDC		
4-2	Reserved	RW	010 _//
1	Power control register select	RW	O COLUNT
AZXA K	1: select buffer register, output value of control register to buffer		AZXXX
	0-select the control register	1	
0	Outport buffer register value	RW	0
	1: outport to control register from buffer	-1/K	
	Bit[1:0], self clear to 0 after outport		

REG 15H: DLDO1 voltage control

Default: 1AH (Note: bit0~4 default is customized)

Reset: System reset

Bit	Description		Default
7-5	Reserved	RW	000
4-0	voltage setting Bit 4-0, default is 3.3V	RW	1AH
	0.7V-3,3V, 100mV/step		

REG 16H: DLDO2 voltage control

Default: 16H Reset: System reset

Revision 1.2

Copyright © 2020 X-Powers Limited. All Rights Reserved

39



Nov.13,2020

	A		0111372020
Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	voltage setting Bit 4-0, default is 2.9V	RW	16H
	0.7V-3.4V, 100mV/step		
	3.4V-4.2V, 200mV/step		

REG 17H: DLDO3 voltage control

Default: 16H Reset: System reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	voltage setting Bit 4-0, default is 2.9V 0.7V-3.3V, 100mV/step	RW	16H

REG 18H: DLDO4 voltage control

Default: 1AH

Reset: System reset

Bit	E WENT TO THE PARTY OF THE PART	Description			R/W	Default
7-5	Reserved		NEW CONTRACTOR OF THE PERSON O	Z Z	RW	000
4-0	voltage setting Bit 4-0, default is 3.3V	/	深圳		RW	1AH
	0.7V-3.3V, 100mV/step					

REG 19H: ELDO1 voltage control

Default: 16H (Note: bit0~4 default is customized)

Reset: System reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	voltage setting Bit 4-0, default is 1.8V 0.7-1.9V, 50mV/step	RW	16H

REG 1AH: ELDO2 voltage control

Default: 00H Reset: System reset

	\mathcal{M}_{\cdot}		
Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	voltage setting Bit 4-0, default is 0.7V	RW	00000
	0.7-1.9V, 50mV/step		

REG 1BH: ELDO3 voltage control

Default: 00H Reset: System reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	voltage setting Bit 4-0, default is 0.7V	RW	00000
	0.7-1.9V, 50mV/step		

REG 1CH: FLDO1 voltage control

Default: 04H (Note: bit0~3 default is customized)

Reset: System reset

Revision 1.2

Copyright © 2020 X-Powers Limited. All Rights Reserved

40



Nov.13,2020

Bit	Description	R/W	Default
7-4	Reserved	RW	000
3-0	voltage setting Bit 3-0, default is 0.9V	RW	04H
	0.7-1.45V, 50mV/step	-宋/\\\	

REG 1DH: FLDO2 voltage control

Default: 02H (Note: bit0~3 by default is customized)

Reset: System reset

Bit	Description	R/W	Default
7-4	Reserved	RW	0000
3-0	FLDO2 voltage setting Bit 3-0, default is 0.8V	RW	02H
	0.7-1.45V, 50mV/step		

REG 20H: DCDC1 voltage control

Default: 11H (Note: bit0~4 default is customized)

Reset: System reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	voltage setting Bit 4-0, 1.6-3.4V, 100mV/step, default is 3.3V	RW	11H

REG 21H: DCDC2 voltage control

Default: A8H (Note: bit0~6 default is customized)

Reset: System reset

Bit	Obscription	R/W	Default
7	DVM finished or not status bit	R	1
	0: not finished 1: finished		
6-0	voltage setting Bit 6-0, default is 0.9V	RW	28H
	0.50-1.20V: 10mV/step		
	1.22-1.30V: 20mV/step		

REG 22H: DCDC3 voltage control

Default: A8H (Note: bit0~6 default is customized)

Reset: System reset

Bit	Description	R/W	Default
7	DVM finished or not status bit	R	1
	0: not finished 1. finished	-: <u>\$</u>	
6-0	voltage setting Bit 6-0, default is 0.9V	RW	28H
	0.50-1.20V: 10mV/step		
	1.22-1.30V: 20mV/step		

REG 23H: DCDC4 voltage control

Default: A8H (Note: bit0~6 default is customized)

Reset: System reset

Bit	Description	R/W	Default
7	DVM finished or not status bit	R	1
	0: not finished 1: finished		
6-0	voltage setting Bit 6-0, default is 0.9V	RW	28H
No.	0.50-1.20V: 10mV/step		



1.22-1.30V: 20mV/step

REG 24H: DCDC5 voltage control

Default: B3H (DC5SET is tied to GND and in type 0. Note: type 0 or 1 is customized)

Reset: System reset

Bit	Description	R/W	Default			
7	DVM finished or not status bit	R	1			
	0: not finished 1: finished					
6-0	voltage setting Bit 6-0	RW	DC5SET is tied to :	GND	VINT	Floating
	0.80-1.12V: 10mV/step		Type 0	1.5V	1.36V	1.24V
	1.14-1.84V: 20mV/step		Type 1	0.9V	1.8V	1.0V

REG 25H: DCDC6 voltage control

Default: 9EH (Note: bit0~6 default is customized)

Reset: System reset

Bit	Description Description	I V	R/W	Default \\
73	DVM finished or not status bit		R	1
	0: not finished 1: finished			
6-0	voltage setting Bit 6-0, default is 0.9V	chillip.	RW	1EH
	0.60-1.10V: 10mV/step		-1X-	
	1.12-1.52V: 20mV/step			

REG 27H: DCDC2~6 DVM control

Default: FCH Reset: System reset

Bit	Description	R/W	Default
7	Reserved	RW	1
6	DCDC6 DVM on-off control	RW	1
	0: disable; 1: enable		
5	DCDC5 DVM on-off control 0. disable; 1: enable	RW	1 /
1//	0: disable; 1: enable		BIL
4	DCDC4 DVM on-off control	RW	
	0: disable; 1: enable	1	
3	DCDC3 DVM on-off control	RW	1
	0: disable; 1: enable		
2	DCDC2 DVM on-off control	RW	1
	0: disable; 1: enable		
1-0	Reserved	RW	00

REG 28H: ALDO1 voltage control

Default: 0BH (Note: bit0~4 default is customized)

Reset: System reset

Bit	180	Description	180	R/W	Default
7-5	Reserved	**************************************	**************************************	RW	000
4-0	voltage setting Bit 4-0,	default is 1.8V	W.	RW	OBH IV
×./k	0.7-3.3V, 100mV/step	X TO THE STATE OF	X KINGS		X KING



REG 29H: ALDO2 voltage control

Default: OBH (Note: bit0~4 default is customized)

Reset: System reset

Bit	Description 🥳	R/W	Default
7-5	Reserved	RW	000
4-0	voltage setting Bit 4-0, default is 1.8V	RW	ОВН
	0.7-3.3V, 100mV/step		

REG 2AH: ALDO3 voltage control

Default: 1AH (Note: bit0~4 default is customized)

Reset: System reset

Bit	Description	R/W	Default
7-5	Reserved	RW	000
4-0	voltage setting Bit 4-0, default is 3.3V	RW	1AH
	0.7-3.3V, 100mV/step		117

REG 2CH: BC Module Global Register

Default: 00H

Reset: bit7 is system reset, bit[6:0] Power On reset

Bit	Description (**)	R/W	Default
	DCD_SEL(DCD Detect Select)		
7	Software writes 1 to this bit to select DCD Detection during BC Detect.	RW	0
	DCD_TIMEOUT_CTL(DCD Timeout Control)		
	Software writes these fields to configure the DCD timeout value.		
	When the DCD_SEL is set, the BC Module read the MultValldBc if pin contact has been		
	detected or the time defined on these fields has been expired .		
	When the DCD_SEL is not set, he BC Module read the MultValldBc if the time defined		
	on these fields has been expired . $ 40^\circ$		
	00: 300ms 01: 100ms		
6-5	10: 500ms 11: 900ms	RW	0
	Vlgc_Com_Sel(Vlgc Compare Select)		THE STATE OF THE S
TXXX	Software writes 1 to this bit to choose the Vlgc compare during Primary Detect when	-5	KXXY
	the ID pin is float.	100	7
	When this bit is set, the BC Module is optionally allowed to compare D- with Vlgc	-深圳	
	beside the Vdp_src comparing. The BC Module determine that it is attached to a DCP	/-	
	or CDP if D- is greater than Vdat_ref, but less than Vlgc. Otherwise, the BC Module		
	determine that it is attached to a SDP, which may actually be a SDP, or a PS2 port, or a		
4	proprietary charge.	RW	0
	DBP_Timeout_CTL(DBP Hardware Timeout Control)		
	If this bit is set, the BC Module would clear the DB_Perform bit on the BC_USB_Sta_R		
	register after Tsvld_con_wkb when the DB_Perform bit is set.		
3	Note: Tsyld_con_wkb = 45min	RW	0
	BC_status(BC Detection status)		
	Detection finish or not		
2	1:Detecting, when starting BC Detect, set this bit	RW	0



Nov.13,2020

	A	A'V	A. /	1101	.13,2020
XA	0:Detect finish	A TOP TO SERVICE A SERVICE	XX (W)		XA
1	Reserved	A STATE OF THE STA		RW -	0
	RS(Run/Stop)	XIII/H	rill Hills.	XIII KANA	
	Software writes	1 to this bit to start the BC	Module operation. A transition from a zero	·*	
	to a one would o	cause the reset on the BC M	lodule logic.		
0	If this bit = 1,who	en VBUS low go high, BC de	etection start automatically	RW	0

REG 2DH: BC Module VBUS Control and Status Register

Default: 30H

Reset: Power On reset

Bit	Description	R/W	Default
7	Reserved	R	0
	Indicate the first power on status		
	Software write 1 to this bit to indicate not first time power on	D) A /	•
6	If Battery not present, and this bit is 0,the VBUS current limit set to 3A, for the F/W	RW	U I
XX.	update in factory	. 4	XX KINSO
	DP/DM floating Detection enable		NEXT Y
5 5	0:disable	RW	1
	1:enable	- F.	
	DP/DM pull down enable		
4	0:disable	RW	1
	1:enable		
3-0	Reserved	RW	0

REG 2EH: BC USB Status Register

Default: 40H

Reset: bit6 is power on reset, Reset by the VBUS negative edge

	Bit	Description 480	R/W	Default
	7	DB_Perform Dead Battery Perform Both BC Module and software write 1 to this bit to perform unconfig DBP clause and clean it to 0 to stop the unconfig DBP clause.	RW	0,117
深圳花	6	Dead battery detect enable bit (Reset: power on reset) 0:disable 1:enable	RW	1
	5	Reserved		
		USB_Mode USB Speed Mode Flag This bit is used in good battery state. It is set by the USB driver to indicate the USB speed mode for the power manage.		
	4	0: High-Speed, Full-Speed or Low-Speed Mode 1: Super-Speed Mode	RW	0
	3-0	Dev_Bus_State Device Bus State Flag These fields are used in good battery state. They are set by the USB driver to indicate	RW	0
	Revision	n 1.2 Copyright © 2020 X-Powers Limited. All Rights Reserved	- \$\frac{1}{2}\frac{1}	44



the USB bus state for the power manage. 000b: attached, physical signal pin contact 001b: connected, attached and when the downstream terminal is valid 010b: suspended 011b: configured 100b-111b: reserved

REG 2FH: BC Detect Status Register

Default: 20H

Reset: Reset by the VBUS negedge

Bit			Description	R/W	Default
7 -5	M	Result Is indicate the re	sult of BC Detect performance. These fields should be used e BC_Per bit of the BC_GLOBAL_R register transaction from Descriptor / The insert port is Standard Downstream Port The insert port is Charging Downstream Port The insert port is Dedicated Charging Port /	R	001
4-0	Reserved			R	00000

REG 30H: VBUS path control & Hold voltage setting

Default: 01H

Reset: Bit [7] & bit [2] reset signal is System reset, and Bit [6:3] & bit [1:0] reset signal is Power on reset

Bit	Description	R/W	Default
	VBUS path select control (VBUS_SEL) when VBUS valid 0: VBUS path selected		BLIV
7.54	0: VBUS path selected	RW	0
	1: VBUS path Not selected	li	
6	Reserved	A KIII THE	~
	VBUS V _{HOLD} setting bit 2-0	-沃	
5-3	000: 4.0V; 001: 4.1V; 010: 4.2V; 011: 4.3V;	RW	000
	100: 4.4V; 101: 4.5V; 110: 4.6V; 111: 4.7V		
2	DRIVEVBUS pin output status control	RW	0
	0: output low level; 1: output high level(IPSOUT)	I VV	U
1-0	Current limit default when BC1.2 detection result is non SDP	D\A/	01
1-0	00: 900mA; 01: 1500mA; 10: 2000mA 11: 2500mA	RW	01

REG 31H: Power wakeup control & VOFF setting

Reset: Bit 3 reset signal is system reset, Bit [7-4] and Bit [2-0] reset signal is Power on reset

Bit	Description Will	R/W	Default
7.4	PWROK drive low or not when Power wake up and REG 31_[3]=1	RW	0



AXP707 Nov.13,2020

X-Powers	

		141	0v.13,20 <u>20</u>
XX	0: not drive low 1: drive low in wake up period		XA TOPING
6	Soft power restart, Write 1 to this bit, the output power will be restart, and then this	RW	- (************************************
	bit will clear itself		
5	Soft Power wakeup, Write 1 to this bit, the output power will be waked up, then this	ŔŴ	0
	bit will clear itself		
4	Control bit for IRQ output and wakeup trigger when REG 31_[3] is 1	RW	0
	0: IRQ pin is masked and IRQ can wakeup AW1660 when REG 31_[3] is 1		
	1: IRQ pin is normal and IRQ can't wakeup AW1660 when REG 31_[3] is 1		
3	Enable bit for the function that output power be waked up by IRQ source, or IRQ pin,	RW	0
	or REG 31_[5], etc. write 1 to this bit will clear itself		
	0: function is disable		
	1: function is enable		
2-0	V _{OFF} setting bit 2-0	RW	011
	000: 2.6V; 001: 2.7V; 010: 2.8V; 011: 2.9V;		AIV
×10	100: 3.0V; 101: 3.1V; 110: 3.2V; 111: 3.3V		A TOPPE

REG 32H: Power Disable, BAT detect and CHGLED pin control

Default: 43H (Note: bit3 default is customized)

Reset: Bit 7 reset signal is system reset, and Bit [6:0] reset signal is Power on reset

Reset.	Bit 7 reset signal is system reset, and bit [6.0] reset signal is Power on reset	T.	
Bit	Description	R/W	Default
7	Power disable control	RW	0
	Write 1 to this bit will disable DCDCs&LDOs, and will clear this bit by itself. But		
	RTCLDO and Charger are not controlled by this bit.		
6	Battery detection function control	RW	1
	0: disable; 1: enable		
5-4	CHGLED pin control	RW	00
	00: Hi-Z; 01: 25% 0.5Hz toggle; 0		
-	10: 25% 2Hz toggle; 11: drive low		
3	CHGLED pin control	RW	0 4
X	0: controlled by REG 32H[5:4]		A STATE OF THE PARTY OF THE PAR
XXX	1: controlled by Charger		A STATE OF THE PARTY OF THE PAR
2	Output power down sequence control	RW	0
3	0: output power down at the same time;	THE STATE OF THE S	
	1: output power down sequence is the reverse of the start sequence	-17	
1-0	control bit for Delay time between PWROK signal and power good time	RW	11
	00: 8ms; 01: 16ms; 10: 32ms; 11: 64ms		

REG 33H: Charger Control 1

Default: C5H (Note: bit3-0 default is customized)

Reset: Bit [7] reset is system reset, Bit [6:0] reset is power on reset

Bit	Description	R/W	Default
7	Charger enable control	RW	1
	0-disable; 1-enable		
6-5	Charger target voltage setting	RW	10
	00: 4.10V; 01: 4.15V; 10: 4.2V; 11: 4.35V		RIV



4	Charger end condition setting:	RW	0
#==#\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0-when I _{CHARGE} <10% I _{CHG} , Charge is done;		
\$\frac{1}{2}\text{\$\int_{\int}^{2}}\text{\$\int_{\int}^{2}\$}\text{\$\int_{\int}^	1-when I _{CHARGE} <20% I _{CHG} . Charge is done;		(2)-X-
3-0	Charge Current setting	RW	0101
	200mA-2.8A, 200mA/step, 14steps, 1110-1111 reserved. default is 1200mA		

REG 34H: Charger Control 2

Default: 45H

Reset: Power on reset

	Towns of reset					
Bit	Descr	iption	R/W	Default		
7	Pre-charge Timer length setting 1	00: 40 minutes; 01: 50 minutes;	RW	0		
6	Pre-charge Timer length setting 0	10: 60 minutes; 11: 70 minutes.	RW	1		
5	Charger output turn off or not when charg	ing is end & the PMIC is on state	RW	0		
	0: turn off; 1: do not turn off	7/2CO				
4	CHGLED Type select when REG 32_[3] is 1		RW	0		
. x/k	0: Type A; 1: Type B		A TOPING			
3	PMOS turn off or not when on time of the	RW	0			
	0: don't turn off; 1: turn off	1	S. A. S. S. S. S. S. S. S. S. S. S. S. S. S.			
2	Charger target voltage depending on cha	RW	1			
	4.2V		,			
	0: disable; 1: enable					
1	Fast charge maximum time setting 1	00: 6 hours; 01: 8 hours;	RW	0		
0	Fast charge maximum time setting 0	10: 10 hours; 11: 12 hours.	RW	1		

REG 35H: Charger Control 3

Default: 18H

Reset: [7:4] is VBUS negedge reset, others Power on reset

Bit	Description	R/W	Default
7-4	VBUS current limit select when VBUS Current limited mode is enable	RW	0001
1	0000-100mA; 0001-500mA; 0010-900mA; 0011-1500mA;		117
10	0100-2000mA; 0101-2500mA; 0110-3000mA; 0111-3500mA;		ALL VIEW
A XX	1xxx-4000mA		XXX
3	Charger temperature loop enable	RW _	1
	0: disable 1:enable		8
2-0	Reserved	-/1	

REG 36H: POK setting

Default: 59H

Reset: Bit 3 is reset by system reset, the others is reset by Power on reset

Bit		Description			R/W	Default
7	ONLEVEL setting 1		00: 128m	ns; 01: 1s;	RW	0
6	ONLEVEL setting 0		10: 2s;	11: 3s	RW	1
5	IRQLEVEL setting 1	180	00: 1s;	01: 1.5s; 🛶	RW	0
4	IRQLEVEL setting 0		10: 2s;	11: 2.5s	RW	1
3	Enable bit of the f	unction which will shut down	the PMIC v	when POK is larger than	RW	1
XÒ.	OFFLEVEL	0: disable; 1: enable				
Revision	n 1.2	Copyright © 2020 X-Powers Limited	d. All Rights R	eserved	şillî.	47



Nov.13.2020

	2	AIV		101.13,2020
2	The PMIC auto turn on or not when it shut dow	uto turn on or not when it shut down after off level POK		
4XXXXX	0: not turn on; 1: auto turn on			A STATE OF THE PARTY OF THE PAR
1	OFFLEVEL setting 1	00: 4s; 01: 6s;	RW	0
0	OFFLEVEL setting 0	10: 8s; 11: 10s.	RW	1

REG 37H: POK Power off activity time setting

Default: 00H

Reset: Power on reset

Bit	Description	R/W	Default
7-3	Reserved		
2-0	Power off activity time setting	R/W	000
	0/10/20/30/40/50/60/70 S		

REG 38H: VLTF-charge setting

Default: A5H

Reset: Power on reset

Bit		Description	NA PORT OF THE PROPERTY OF THE	R/W Default
7-0	V _{LTF-charge} setting, M	M*10H,M=A5H: 2.112\	/; range is 0V-3.264V	RW A5H

REG 39H: VHTF-charge setting

Default: 1FH

Reset: Power on reset

Bit		Description	R/W	Default
7-0	V _{LHF-charge} setting, N	N*10H, N=1FH: 0.397V; range is 0V-3.264V	RW	1FH

REG 3AH: ACIN path control

Default: 80H

Reset: Power on reset, but bit7 is system reset

Bit	Description	R/W	Default
7	ACIN path selection signal	RW	1
	0: ACIN-IPSOUT path not be selected;		
	1: ACIN-IPSOUT path be selected		117
6	Reserved	RW	0
5 , 3	ACIN VHOLD setting bit2-0	RW	000
	000: 4.0V; 001: 4.1V; 010: 4.2V; 011: 4.3V;	. 1/2	The same
	100: 4.4V; 101: 4.5V; 110: 4.6V; 111: 4.7V	- (************************************	
2-0	ACIN current limited setting bit2-0	RW	000
	000: 1.5A; 001: 2.0A; 010: 2.5A; 011: 3.0A;		
	100: 3.5A; 101: 4.0A; 010&011: Reserved		
	Note: when ACIN and VBUS is shorted on PCB, the current limit is set by VBUS		
	current limit(REG35[7:4]).		

REG 3BH: DCDC frequency setting

Default: 08H

Reset:	Power on reset	780	780		
Bit	,,00	Description	,20/	R/W	Default
7	DCDC and PWM charger frequency spread enable		RW	0 _	
XO.	0: disable; 1: er	nable	RelV		THE IV



Nov.13,2020

				104.13,2020
	6,4	DCDC and PWM charger frequency spread range control	RW	O
		0: 50kHz; 1: 100kHz		
	5	Reserved	RW	0
`	4	DCDC2/3/4 mode select	RW	0
		0: Always PWM; 1: PSM/PWM Auto switch		
	3-0	DCDC frequency setting bit 3-0	RW	1000
		f _{OSC} =3 /(1+ (8-N) *0.04) MHz		
		When N=08, f _{OSC} is 3MHz, error is ±5%		

REG 3CH: VLTF-work setting

Default: FCH

Reset: Power on reset

Bit	1.80 Description		R/W	Default	
7-0	V _{LTF-work} setting, M	M*10H, M≂FCH: 3.226V;	range is 0V-3.264V	RW	FCH

REG 3DH: VHTF-work setting

Default: 16H

Reset: Power on reset

Bit		A A A A A A A A A A A A A A A A A A A	Description	H. J. Ist	100	R/W	Default	
 7-0	V _{HTF-work} setting, N	N*10H	N=16H: 0.282V;	range is 0V-3.264V		RW	16H	l

REG 3EH: Interface mode select

Default: 00H

Reset: Power on reset

Bit	Description	R/W	Default
7-0	Interface mode select	RW	00H
	0111 1100 (7CH): select RSB;		
	Others: select normal TWI		

REG 40H: IRQ enable 1

Default: D8H

Reset: Power on reset

Bit	Description	R/W	Default
7,33	ACIN over voltage IRQ enable	RW	
6	ACIN from low go high IRQ enable	RW	1
5	ACIN from high go low IRQ enable	RW	0
4	VBUS over voltage IRQ enable	RW	1
3	VBUS from low go high IRQ enable	RW	1
2	VBUS from high go low IRQ enable	RW	0
1-0	Reserved		

REG 41H: IRQ enable 2

Default: FCH

Bit	Description &	180	480	R/W	Default
7	Battery append IRQ enable	, co /		RW	1
6	Battery absent IRQ enable			RW	1
5	Battery maybe bad IRQ enable			RW	1



Nov.13,2020

4	Quit battery safe mode IRQ enable	. A	RW	1
3	Charger is charging IRQ enable	#:##FFT.5	RW	1
2	Battery charge done IRQ enable		R₩⋌	1
1-0	Reserved	- Fr	來	

REG 42H: IRQ enable 3

Default: FFH

Reset: Power on reset

Bit	Description	R/W	Default
7	Battery over temperature in charge mode IRQ (CBTOIRQ) enable	RW	1
6	Quit Battery over temperature in charge mode IRQ (QCBTOIRQ) enable	RW	1
5	Battery under temperature in charge mode IRQ (CBTUIRQ) enable	RW	1
4	Quit Battery under temperature in charge mode IRQ (QCBTUIRQ) enable	RW	1
3	Battery over temperature in work mode IRQ (WBTOIRQ) enable	RW	1
2	Quit Battery over temperature in work mode IRQ (QWBTOIRQ) enable	RW	1
1 💥	Battery under temperature in work mode IRQ (WBTUIRQ) enable	RW	1
0×	Quit Battery under temperature in work mode IRQ (QWBTUIRQ) enable	RW	1

REG 43H: IRQ enable 4

Default: 03H

Reset: Power on reset

Bit	Description	R/W	Default
7	The PMIC temperature over the warning level 2 IRQ (OTIRQ) enable	RW	0
6-3	Reserved		
2	GPADC(GPIO0) ADC convert finished IRQ enable	RW	0
1	Enable bit for IRQ which indicate battery capacity ratio being lower than warning level	RW	1
	1, (WL1IRQ); normally, for low power warning requisition		
0	Enable bit for IRQ which indicate battery capacity ratio being lower than warning level	RW	1
	2, (WL2IRQ); normally, for power off requisition		

REG 44H: IRQ enable 5

Default: 7CH

Reset: System reset

Bit	Description	R/W	Default
7	Event timer timeout IRQ enable	RW	0
6	POK positive edge IRQ (POKPIRQ) enable	RW	1
5	POK negative edge IRQ (POKNIRQ) enable	RW	1
4	POK short time active IRQ (POKSIRQ) enable	RW	1
3	POK long time active IRQ (POKLIRQ) enable	RW	1
2	POK off time active IRQ (POKOIRQ) enable	RW	1
1	GPIO1 input edge IRQ enable	RW	0
0	GPIO0 input edge IRQ enable	RW	0

REG 45H: IRQ enable 6

Default: 00H Reset: System reset

Bi	t N	Description	R/W	Default



X	-Powers	VII.		N	lov.13,2020
7-2	Reserved	. XX	×		XA TOP NO.
	BC_USB_ChngInEn (I	BC USB Status Change Interrupt E	Enable)	RW	0
0	MV_ChngIntEn (Rid	MV_ChngEvnt Interrupt Enable)	MKING,	RW	0

REG 48H: IRQ Status 1

Default: 00H

Reset: Power on reset

Bit	Description	R/W	Default
7	ACIN over voltage IRQ, write 1 to it or ACIN drop to normal will clear it	RW	0
6	ACIN from low go high IRQ, write 1 to it or ACIN from high go low will clear it	RW	0
5	ACIN from high go low IRQ, write 1 to it or ACIN from low go high will clear it	RW	0
4	VBUS over voltage IRQ, write 1 to it or VBUS drop to normal will clear it	RW	0
3	VBUS from low go high IRQ, write 1 to it or VBUS from high go low will clear it	RW	0
2	VBUS from high go low IRQ, write 1 to it of VBUS from low go high will clear it	RW	0
1-0	Reserved	RW	0 0

REG 49H: IRQ Status 2

Default: 00H

Reset: power on reset

Bit	Description (************************************	R/W	Default
7	Battery append IRQ, write 1 to it or Battery remove will clear it	RW	0
6	Battery absent IRQ, write 1 to it or Battery append will clear it	RW	0
5	Battery maybe bad IRQ, write 1 to it or PMIC quit battery safe mode will clear it	RW	0
4	Quit battery safe mode IRQ, write 1 to it or The PMIC enter battery safe mode will clear	RW	0
	it		
3	Charger is charging IRQ, write 1 to it or charging is stop will clear it	RW	0
2	Battery charge done IRQ, write 1 to it or charger restart charging will clear it	RW	0
1-0	Reserved		

REG 4AH: IRQ Status 3

Default: 00H

Reset: power on reset

Bit	Description	R/W	Default
7	CBTOIRQ, write 1 to it or Battery temperature drop to normal will clear it	RW	0
6	QCBTOIRQ, write 1 to it or Battery over temperature will clear it	RW	0
5	CBTUIRQ, write 1 to it or Battery temperature rise to normal will clear it	RW	0
4	QCBTUIRQ, write 1 to it or Battery under temperature will clear it	RW	0
3	WBTOIRQ, write 1 to it or Battery drop to temperature will clear it	RW	0
2	QWBTOIRQ, write 1 to it or Battery over temperature will clear it	RW	0
1	WBTUIRQ, write 1 to it or Battery rise to temperature will clear it	RW	0
0	QWBTUIRQ, write 1 to it or Battery under temperature will clear it	RW	0

REG 4BH: IRQ Status 4

Default: 00H

Reset: Bit [7] reset is power on reset, Bit [6:0] reset is system reset

Bit	VIA,	Description	VIA)	R/W	Default
7	OTIRQ, write 1 to it o	or IC temperature drop to normal will clear	it white	RW	0



AXP707 Nov.13,2020

	7A V 7A V		101113)2020
6-3	Reserved	RW	Q
2	GPADC(GPIO0) ADC convert finished IRQ, write 1 will clear it	RW	0
1	IRQ which indicate battery capacity ratio being lower than warning level 1, (WL1IRQ);	RW	0
	write 1 to it or system power rise up to warning level 1 will clear it	-1×1111	
0	IRQ which indicate battery capacity ratio being lower than warning level 2, (WL2IRQ);	RW	0
	write 1 to it or system power rise up to warning level 2 will clear it		

REG 4CH: IRQ Status 5

Default: 00H Reset: System reset

	/		
Bit	Description	R/W	Default
7	Event timer timeout IRQ, write 1 will clear it	RW	0
6	POKPIRQ, write 1 to it will clear it	RW	0
5	POKNIRO, write 1 to it will clear it	RW	0
4	POKSIRQ, write 1 to it will clear it	RW	0
3 💥	POKLIRQ, write 1 to it will clear it	RW	0
2	POKOIRQ, write 1 to it will clear it	RW	0
1	GPIO1 input edge IRQ, write 1 will clear it	RW	0
0	GPIO0 input edge IRQ, write 1 will clear it	RW	0

REG 4DH: IRQ Status 6

Default: 00H

Reset: Reset by VBUS negedge

110300	. Neset by VbOs negetige		
Bit	Description	R/W	Default
7-2	Reserved		
	BC_USB_ChngEvnt (BC USB Status Change Event)		
	This bit indicates that there is a change in the BC_USB_Sta_R register. When this bit is		
1	1, and the interrupt on the BC_Charge_ChngInEn	RW	0
	is 1, the BC Module will issue an interrupt to the controller.		
	This bit and associated interrupt is clean by writing '1'.		~ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
2	MV_ChngEvnt (MultValIdBc Multi-Valued input changed Event)		
- AXX	This bit indicates that there is a change in the value of MultValIdBc field. When this bit		TXXX
0	is 1, and the interrupt on the MV_ChngIntEn is 1, the BC Module will issue an interrupt	RW	(M)
	to the controller.	-12	5
	This bit and associated interrupt is clean by writing '1'.	\1.	

REG 58H: TS pin input ADC data, highest 8bit

Default: 00H Reset: System reset

Bit	Description	R/W	Default
7-0	TS pin input ADC data highest 8bits, Default is Battery temperature	R	00

REG 59H: TS pin input ADC data, lowest 4bit

Default: 00H Reset: System reset

Bit	Tilly	Description		R/W	Default _4
7-4	Reserved		A STATE OF THE PARTY OF THE PAR	R	00



3-0 TS pin input ADC data lowest 4bits, Default is Battery temperature R 00

REG 5AH: GPADC pin input ADC data, highest 8bit

Default: 00H Reset: System reset

Bit	Description	R/W	Default
7-0	GPADC pin input ADC data, highest 8bit	R	00

REG 5BH: GPADC pin input ADC data, lowest 4bit

Default: 00H

Reset: System reset

Bit	Description	R/W	Default
7-4	Reserved	R	00
3-0	GPADC pin input ADC data, lowest 4bit	R	00

REG 78H: Average data bit[11:4] for Battery voltage (BATSENSE)

Default: 00H

Reset: System reset

Bit	Description		R/W Default
7-0	Average data bit[11:4] for Battery voltage (BATSENSE)	A Thirt	R 00

REG 79H: Average data bit[3:0] for Battery voltage (BATSENSE)

Default: 00H Reset: System reset

Bit	Description	R/W	Default
7-4	Reserved	R	00
3-0	Average data bit[3:0] for Battery voltage (BATSENSE)	R	00

REG 7AH: Average data bit[11:4] for Battery charge current

Default: 00H

Reset: System reset

Bit Descriptio		Description	N8C0 /	R/W	Default
	7-0	Average data bit[11:4] for Battery charge current	113	R	00

180

REG 7BH: Average data bit[3:0] for Battery charge current

Default: 00H

Reset: System reset

Bit	Description	R/W	Default
7-4	Reserved	R	00
3-0	Average data bit[3:0] for Battery charge current	R	00

REG 7CH: Average data bit[11:4] for Battery discharge current

Default: 00H Reset: System reset

Bit	Description	R/W	Default
7-0	Average data bit[11:4] for Battery discharge current	R	00

REG 7DH: Average data bit[3:0] for Battery discharge current

Default: 00H Reset: System reset

Bit	V	Description		R/W	Default



Nov.13,2020

7-4	Reserved	XX (A)	R	00
3-0	Average data bit[3:0] for Battery discharge current	i i i i i i i i i i i i i i i i i i i	R	00××

REG 80H: DCDC PWM/PFM mode select

Default: 80H Reset: system reset

	1-1		
Bit	Description	R/W	Default
7	Reserved	R/W	1
6	Reserved	RW	0
5	DCDC6 PFM/PWM control	RW	0
	0: auto switch; 1: always PWM		
4	DCDC5 PFM/PWM control	RW	0
	0: auto switch; 1: always PWM		
3	DCDC4 PFM/PWM control	RW	0
	0; auto switch; 1: PSM/PWM		AIV
XX (A)	When this bit is set as '1', refer to REG3B bit [4] for DCDC mode select		X KING
2	DCDC3 PFM/PWM control	RW	0
A Thirt	0: auto switch; 1: PSM/PWM		Sa Illia
	When this bit is set as '1', refer to REG3B bit [4] for DCDC mode select	深圳	
1	DCDC2 PFM/PWM control	RW	0
	0: auto switch; 1: PSM/PWM		
	When this bit is set as '1', refer to REG3B bit [4] for DCDC mode select		
0	DCDC1 PFM/PWM control: 0: auto switch; 1: always PWM	RW	0

REG 81H: Off-Discharge and Output monitor control

Default: 80H

Reset: Power on reset

Bit	Description 180	R/W	Default
7	Internal off-Discharge enable for DCDC & LDO	RW	1
	0-disable; 1-enable		117
6	Reserved	RW	O
5,5	DCDC6 85% Low voltage turn off PMIC function enable:	RW	T O
	0-disable; 1-enable		
4	DCDC5 85% Low voltage turn off PMIC function enable:	RW	0
	0-disable; 1-enable	1	
3	DCDC4 85% Low voltage turn off PMIC function enable:	RW	0
	0-disable; 1-enable		
2	DCDC3 85% Low voltage turn off PMIC function enable:		
	0-disable; 1-enable		
1	DCDC2 85% Low voltage turn off PMIC function enable:	RW	0
	0-disable; 1-enable		
0	DCDC1 85% Low voltage turn off PMIC function enable:	RW	0
	0-disable; 1-enable		

REG 82H: ADC Enable

Default: E1H



Reset: Power on reset

X4-	X4.		×2	4		×24-
Bit		Description		,	R/W	Default
7	BAT voltage ADC enable	, s	0: off;	1: on	RW	1
6	BAT current ADC enable	**	0: off;	1: on	RW	1
5	Die temperature ADC enable		0: off;	1: on	RW	1
4	GPIO0 ADC enable		0: off;	1: on	RW	0
3-1	Reserved					
0	TS pin input to ADC enable		0: off;	1: on	RW	1

REG 84H: ADC speed setting, TS pin Control

Default: F2H

Reset: power on reset

neset.	power offreset		
Bit	Description	R/W	Default
7-6	Current source from GPIO0 pin control	RW	11
	00: 20uA; 01: 40uA; 10: 60uA; 11: 80uA		AIV
5-4	Current source from TS pin control:	RW	11
THE XXX	00: 20uA; 01: 40uA; 10: 60uA; 11: 80uA	10	
3	reserved	RW	0
2	TS pin function select	RW	0
	0-TS pin is the battery temperature sensor input and will affect the charger		
	1-TS pin is an External input for ADC and do not affect the charger		
1-0	Current source from TS pin on/off enable bit [1:0]	RW	10
	00: off; 01: on when charging battery, off when not charging;		
	10: on in ADC phase and off when out of the ADC phase, for power saving;		
	11: always on		
	Note: TS pin and GPIO0ADC pin are same current source, so if set the TS current		
	source is always on, the GPIO0ADC is invalid &		

REG 85H: ADC speed setting

Default: BOH

Reset: power on reset

Bit	Description	A CONTRACTOR OF THE CONTRACTOR	R/W	Default
7	TS/GPIO0 ADC speed setting bit 1	100×2 ⁿ	RW	1
6	TS/GPIO0 ADC speed setting bit 0	So Fs=25, 50, 100, 200Hz	RW	0
5	Vol/Cur ADC speed setting bit 1	100×2 ⁿ	RW	1
4	Vol/Cur ADC speed setting bit 0	So Fs=100, 200, 400, 800Hz	RW	1
3	Reserved			
2	GPIO0 ADC work mode		RW	0
	0: not output current; 1: output current			
1-0	Reserved		RW	00

REG 8AH: Timer control

Default: 00H 🛷

Reset: System reset

W.V.	V.V.	\(\hat{\chi}\)		
Bit Aller	Description		R/W	Default
7 Timer time	out status		RW	0



	21/	A1V	1000.13,2020
XA	It indicate that timer time out when this bit from low	go high	XA TOP TO SERVICE STATE OF THE PARTY OF THE
**************************************	Write this bit to 1, will clear the status and the timer		4 - A - A - A - A - A - A - A - A - A -
6-0	Set threshold of the timer		RW 0000000
	Write these 7 bits to all 0, will disable the timer	-\$\frac{1}{2}\text{Min}	

REG 8EH: DCDC output voltage monitor de-bounce time setting

Default: 40H

Reset: Power on reset

Bit	Description		Default
7-6	DCDC output voltage monitor de-bounce time setting,		01
	00: 62us; 01: 124us; 10: 186us; 11: 248us		
5-0	Reserved	RW	00

REG 8FH: IRQ pin, hot-over shut down

Default: 00H (Note: bit4 default is customized)

Reset: Power on reset

neset.	rower off reset		117
Bit	Description	R/W	Default
	IRQ pin turn on or wakeup PMIC function enable	RW	0
A THE THE PARTY OF	0: disable; 1: enable	X.	A THE STATE OF THE
6	ACIN and VBUS short or not depending on	RW	0
	0: REG00[1], auto detect; 1: REG8F[5]	,	
5	ACIN and VBUS short or not setting	RW	0
	0: not short; 1: short ®		
4	N_VBUSEN pin function control	RW	0
	0: DRIVEVBUS, which is an output pin;		
	1: N_VBUSEN, which is an input pin		
3	The function control that 16s' POK trigger power on reset: 0-disable; 1-enable	RW	0
2	The PMIC shut down or not when Die temperature is over the warning level 3 🛷	RW	0
	0-not shut down; 1-shut down		
1	Voltage recovery enable bit when AXP707 wakeup from REG31H[3]=1	RW	0
10	0: recovery to the default voltage,		THE PARTY OF THE P
TEXT .	1: not recovery to the default voltage, the voltage not change		AXXXX.
0	When PMIC is on work status, if drive low PWROK pin, the PMIC will restart function	RW	0
	enable enable		
	0: disable; 1: enable	-//-	

REG 90H: GPIO0 (GPADC) control

Default: 07H Reset: system reset

Description	R/W	Default
Enable GPIO0 Positive edge trigger IRQ or wake up when GPIO0 is digital input	RW	0
0: disable; 1: enable		
Enable GPIQO Negative edge trigger IRQ or wake up when GPIOO is digital input	RW	0
0: disable 1: enable		
Reserved	RW	0
GPIO0 pin function control bit 2 000: drive low	RW	1
on 1.2 Copyright © 2020 X-Powers Limited. All Rights Reserved	h	56
	a Hilliam	<i>5</i> °
	Enable GPIO0 Positive edge trigger IRQ or wake up when GPIO0 is digital input 0: disable; 1: enable Enable GPIO0 Negative edge trigger IRQ or wake up when GPIO0 is digital input 0: disable; 1: enable Reserved GPIO0 pin function control bit 2 000: drive low	Enable GPIO0 Positive edge trigger IRQ or wake up when GPIO0 is digital input 0: disable; 1: enable Enable GPIO0 Negative edge trigger IRQ or wake up when GPIO0 is digital input 0: disable; 1: enable Reserved RW GPIO0 pin function control bit 2 000: drive low RW



Nov.13,2020

	A A A A A A A A A A A A A A A A A A A	001: drive high		XA TOP
	GPIO0 pin function control bit 1	010: digital input, trigger point is about 1.2V	RW	**** 1
		011: low noise LDO on		5
0	GPIO0 pin function control bit 0	100: low noise LDO off	ŔW	1
	·	101-111: Floating, if ADC enable, then work as		
		ADC input mode		

REG 91H: GPIO0LDO and GPIO0 high level voltage setting

Default: 1AH Reset: system reset

Bit	Description		R/W	Default	
7-5	Reserved				
4-0	GPIO0LDO and GPIO0 High level voltage setting bit 4-0	180	RW	11010	180
	From 0.7 to 3.3V, 100mV/step, 11011-11111 reserved	*118CO			118C0
REG	92H: GPIO1 control	ALIZ			
Defa	alt: 07H			XXXXX	
Rese	t: system reset	A LANGE TO A LANGE TO	1115	TAX ST	
Bit	Description		R/W	Default	
7	Enable GPIO1 Positive edge trigger IRQ or wake up when	GPIO1 is digital input	RW	0	

-3///			1000	1
Bit	A TOTAL CONTRACTOR OF THE PARTY	Description	R/W	Default
7	Enable GPIO1 Positive edge trigger	IRQ or wake up when GPIO1 is digital input	RW	0
	0: disable; 1: enable		,	
6	Enable GPIO1 Negative edge trigge	r IRQ or wake up when GPIO1 is digital input	RW	0
	0: disable; 1: enable			
5-3	Reserved			
2	GPIO1 pin function control bit 2	000: drive low	RW	1
		001: drive high		
1	GPIO1 pin function control bit 1	010: digital input, trigger point is about 1.2V	RW	1
	740	011: low noise LDO on		
0	GPIO1 pin function control bit 0	100: low noise LDO off	RW	1
	Sold.	101-111: Floating		

REG 93H: GPIO1LDO and GPIO1 high level voltage setting

Default: 1AH Reset: system reset

Ň	Bit	Description	R/W	Default
	7-5	Reserved	RW	000
	4-0	GPIO1LDO and GPIO1 High level voltage setting bit 4-0	RW	11010
		From 0.7 to 3.3V, 100mV/step, 11011-11111 reserved		

REG 94H: GPIO signal bit

Default: 00H Reset: system reset

Bit	Description	R/W	Default
7-2	Reserved 100 100		
1	This bit reflect the logic level of the GPIO1 pin when configured as digital input	R	0
0	This bit reflect the logic level of the GPIO0 pin when configured as digital input	R	0 _0

REG 97H: GPIO pull down control





Default: 00H Reset: system reset

Bit	Description	R/W	Default
7-2	Reserved	参	
1	GPIO1 Pull down control in digital input mode	RW	0
	0: off; 1: on		
0	GPIO0 Pull down control in digital input mode	RW	0
	0: off; 1: on		

REG A0H: Real time data bit[11:4] for Battery voltage (BATSENSE)

Default: 00H Reset: System reset

Bit	Description	180	R/W	Default
7-0	Real time data bit[11:4] for Battery voltage (BATSENSE)		R	00

REG A1H; Real time data bit[3:0] for Battery voltage (BATSENSE)

Default: 00H Reset: System reset

Bit	A Mistre	Description	110	R/W	Default
7-4	Reserved	:滨树		R	00
3-0	Real time data bit[3:0] for Battery	voltage (BATSENSE)		R	00

REG B8H: Fuel Gauge Control

Default: COH

Reset: power on reset

Bit	Description	R/W	Default		
7	fuel gauge enable control(including OCV and coulomb meter)	RW	1		
	0: Disable; 1: Enable				
6	Coulomb meter enable control	RW	1		
	0: Disable; 1: Enable				
5	Battery maximum capacity calibration enable control	RW	0		
	0: Disable; 1: Enable				
4	Battery maximum capacity calibration status	R	, To		
	0: Not calibrating; 1: Is calibrating	<i>/</i> 5			
3	OCV-SOC curve calibration enable control	RW	0		
	0: Disable; 1: Enable	1			
	Suggest set this bit as 0				
2	2 OCV-SOC curve calibration status				
	0: Not calibrating; 1: Is calibrating				
1-0	Reserved	RW	0		

REG B9H: Battery capacity percentage for indication

Default: 64H

Reset: Po	wer on reset	480	780		
Bit	20	Description	, 20	R/W	Default
7	Indicating if battery cap		R	0 _	
	0: Not valid; 1: Is valid	d Why	RIV.		WILL IN



-Til Moo

AXP707

6-0 Battery capacity percentage for indication R 64H

REG BAH: RDC 1Default: 80H

Reset: Bit [7] & [4-0] reset is power on reset

		1	
Bit	Description	R/W	Default
7	RDC calculation control	RW	1
	0: disable; 1: enable		
6	RDC was right detected or not flag:	R	0
	0: N; 1: Y		
5	RDC has detected or not during this power on time	R	0
	0: N; 1: Y		
4-0	RDC value HSB 5 bit	RW	00000

REG BBH: RDC 0

Default: 5DH

Reset: power on reset

Bit			Description	- 4		R/W Default
7-0	RDC value LSB 8bit	A A A A A A A A A A A A A A A A A A A		A A A A A A A A A A A A A A A A A A A	146	RW 5DH

REG BCH: OCV 1Default: 00H

Reset: power on reset

Bit		®	Description	R/W	Default
7-0	OCV HSB 8bit			R	00H

REG BDH: OCV0

Default: 00H

Reset: power on reset

Bit	Description	180	R/W	Default
7-4	Reserved	120		
3-0	OCV LSB 4bit		R	0000

REG EOH: Battery maximum capacity

Default: 00H

Reset: Power on reset

Bit	Description Annual Description	R/W	Default
7	Indicating if battery maximum capacity is valid		0
	0: Not valid; 1: Is valid		
6-0	battery maximum capacity bit[14:8]		00H

REG E1H: Battery maximum capacity

Default: 00H

Reset: Power on reset

Bit		Description		R/W	Default
7-0	battery maximum capacity bit[7:0]	(Unit: 1.456mAh)	180	RW	00H

REG E2H: Coulomb meter counter1

Default: 00H

Revision 1.2



Nov.13,2020

Bit	Description	R/W	Default
**************************************	Indicating if coulomb meter counter is valid:	RW	
	0: Not valid; 1: Is valid		1 5.
6-0	Coulomb meter counter[14:8]	RW	00H

REG E3H: Coulomb meter counter2

Default: 00H

Reset: Power on reset

Bit	Description	R/W	Default	
7-0	Coulomb meter counter[7:0] (Unit: 1.456mAh)	RW	00H	1

REG E4H: OCV Percentage of battery capacity

Default: 64H

Reset: Power on reset

Bit	Description	, M ₂ C ₀	R/W	Default
7	Indicating if OCV percentage of battery capacity is valid	W.	R	0
X TOPING	0: Not valid; 1: Is valid	A TOP TO THE PERSON OF THE PER	. 4	X KING
6-0	OCV percentage of battery capacity	- AFRITT	R	64H

180

REG E5H: Coulomb meter percentage of battery capacity

Default: 64H

Reset: Power on reset

Bit	Description	R/W	Default
7	Indicating if coulomb meter percentage of battery capacity is valid:		0
	0: Not valid; 1: Is valid		
6-0	Coulomb meter percentage of battery capacity	R	64H

REG E6H: Battery capacity percentage warning level

Default: A0H

Reset: Power on reset

Bit	Description	R/W	Default
7-4	Warning level 1: Warning threshold, 5-20%, 1% per step	RW	1010
3-0	Warning level 2: Shutting down threshold, 0-15%, 1% per step	RW	0000

REG E8H: Fuel gauge tuning control 0

Default: 00H

	2/K	-11/4	
Bit	Description	R/W	Default
7-3	Reserved		
2-0	Battery capacity percentage for indication update minimum interval	RW	0
	000-30s		
	001-60s		
	010-120s		
	011-164s		
	100-immediately update when changed		
	101-5s (10-10s (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)		
	410-10s		
	111-20s		THE IV



REG E9H: Fuel gauge tuning control 1
Default: 00H
Reset: Power on reset

× Resei	et. Power off reset	××	> 10	
Bit	t Description	R/W	Default	
7-6	OCV Percentage calibrate the Coulomb meter percentage, maximum time interval	RW	0	
	00-60s			
	01-120s			
	10-15s			
	11-30s			
5-3	Wait for the stability for charge when in RDC calculation	RW	0	
	000-180s			
	001-240s 010-300s 011-600s			Maco
	010-300s			118CO
	011-600s		0112	110
×	100-30s	1	THE THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS	
- XX	101-60s	(4)	A XY	
	110-90s		A THE STATE OF THE	
	111-120s	Z HII	ř.	
2-0	Wait for the stability for discharge when in RDC calculation	RW	0	
	000-180s			
	001-240s			
	010-300s			
	011-600s			
	100-30s			
	101-60s			
	110-90s			
	111 130c			Mso
	EAH: Fuel gauge tuning control 2		_1/4	The
	180		THE TOTAL PROPERTY OF THE PARTY	
V/EX.	t: Power on reset		TAXATA TA	1
Bit	t Description	R/W	Default	1

Reset: Po	wer on reset		484
Bit	Description	R/W	Default
7-6	OCV Percentage Debounce setting(only when the change continuous the same	RW	0
	direction as more than N times, then the ocv percentage increase or decrease)N:	深圳	
	00-4		
	01-8		
	10-1		
	11-2		
5-4	Coulomb meter Percentage Debounce setting(only when the change continuous	RW	0
	the same direction as more than \ensuremath{N} times, then the ocv percentage increase or		
	decrease)N:		
	00-4		
	01-8		
	00-4 01-8 10-1		RIV
XX KINSON	11-2		THE STATE OF THE S



0-OCV percentage ≥ 95% 1-OCV percentage = 100%

0-wait for charge finished

1-do not wait for charge finished

Battery maximum capacity calibration end condition 2

wait N ms for the charge finished indication signal after REG 01H[6] clear to 0,

AXP707

0

RW

Battery maximum capacity and OCV-SOC curve calibration start condition: RW 0-OCV percentage < (REG E6H[3:0] + 3) 1-OCV percentage < (REG E6H[3:0] + 6) ₽W Battery maximum capacity calibration end condition 0 0 Battery maximum capacity calibration end condition 1 0 RW

1

	wait N ms for the charge finished indication signal after REG 01H[6] clear to 0,			0
	N is set; © 0-68 1-120			1,480,180
	: Fuel gauge tuning control 3		<i>(</i>	1/180
Default:	1V A1V		ALIV TO	>>
X IV.	ower on reset	-4	TA TANK	ĺ
Bit	Description	R/W	Default	
7	When charge status bit REG 01H[6] = 1,the percentage of indication can be	RW	0	
	decrease or not	- The state of the		
	0-decrease enable			
	1-decrease disable			
6-4	When REG 01H[6] = 1, percentage of indication decrease hysteresis(N) setting	RW	0	
	000-4%			
	001-5%			
	010-6%			
	011-7%			
	100-0% 0 101-1% 110-2%			180
	101-1%			Ns _{CO} ,
	110-2%		AIV	77.
25/45/8	111-3%	D)4/	× K	
3,7	Calculation RDC current condition setting	RW	TAX TO	
X Thr.	0-≥300mA	./s		
2.0	1-≥150mA	-1×	0	
2-0	Calibrate RDC percentage changed threshold setting	RW	U	
	000-4% 001-5%			
	010-6%			
	011-7%			
	100-0%			
	101-1%			
	110-2%			
	111-3%			780
	calibration: ΔOCVPCT > N			~118CO\
				N.

REG ECH: Fuel gauge tuning control 4

Default: 00H

Revision 1.2

Copyright © 2020 X-Powers Limited. All Rights Reserved



Reset: Power on reset


Mesetiki C	ower off reset		XX
Bit	Description	R/W	Default
7	ADC current data include offset0 or not(For debug)	RW	0
	0: Enable; 1: Disable	-(* * **)	
6	ADC current data offset0 smooth control(For debug)	RW	0
	0: Enable; 1: Disable		
5	RDC re-calculate when PMIC power on for power off	RW	0
	0: Disable; 1: Enable		
4-3	The minimum battery voltage for RDC calculation	RW	00
	00: 3.5V; 01: 3.6V;		
	10: 3.7V; 11: 3.4V		
2-0	Coulomb counter calibration threshold, relative with REG_E6_[3:0]	RW	000
	000-REG_E6H[3:0]+7(default)		
<u> </u>	001-REG_E6H[3:0]+8		ALIZ
	010-REG_E6H[3:0]+9	- 4	
- XXX	011-REG_E6H[3:0]+10		TAX Y
	100-REG_E6H[3:0]+3		1 - 1 A - 1
	101-REG_E6H[3:0]+4	THIE!	
	110-REG_E6H[3:0]+5	//	
	111-REG_E6H[3:0]+6		

REG EDH: Fuel gauge tuning control 5

Default: 00H

	Bit	Description	R/W	Default	
	7	OCV percentage relative with the charge/discharge rate control	RW	0	
		0-Disable 480			
		1-Enable			
	6	Update time when rate > 0.5C	RW	0	1
		0-30S		SER IV	
	XX	1-155		XXX	
.2	5-4	Update time when rate < 0.5C and rate > 0.1C	RW	00	
	,	00-60S		1	
		01-75S	=*		
		10-30S			
		11-45\$			
•	3-2	Update time when rate < 0.1C	RW	00	
		00-120S			
		01-180S			
		10-2405 0 11-605 1 11-605 br>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
		11-60\$			
		10-2405 0 11-605		_	1
l	X	The state of the s		ALL THE STATE OF T	
	X			A XX	
<u> </u>	Revision	1.2 Copyright © 2020 X-Powers Limited. All Rights Reserved	1	63	
		estiliti.			
\T		- 1/2.	-1/1		

	X-1	Owers	Alk Maco Tao	O LEIN NO TEO	N	AXP707 Nov.13,2020
	1-0	Fixed update time	XA ^(R)	XX (W)	RW	00
	# = # X Y Y	00-30S		A STATE OF THE STA		
	(1) J.	01-45S	W. W. W. W. W. W. W. W. W. W. W. W. W. W			
楽川		10-60S	- (* * * * * * * * * * * * * * * * * * *	·徐·刘	-深圳	
		11-15S				
					1	



Revision 1.2

Copyright © 2020 X-Powers Limited. All Rights Reserved

·FETHINIA IN THE STATE OF THE S

8. Typical Application





Figure 8-1 Typical Application




9. Package and Ordering Information

9.1 Package Information

AXP707 is available in 8mm x 8mm 68 pin QFN package.





SYMBOL	MI	LLIMET	ER	
SIMBOL	MIN	NOM	MAX	
A	0.70	0.75	0.80	
A1	_	0.02	0.05	
b	0. 15	0.20	0.25	
С	0.18	0.20	0. 25	
D	7. 90	8.00	8.10	
D2	5. 39	5. 49	5. 59	
е	0. 40BSC			
Nd	6	. 40BSC		
Е	7. 90	8.00	8.10	
E2	5. 39	5. 49	5. 59	
Ne	6	. 40BSC	112	
L	0. 35	0.40	0.45	
K	0. 20			
h	0.30	0.35	0.40	
L/F载体尺寸 (mil)	MIS-N	240*24	0	

Figure 9-1 Package Information

9.2 Marking information

Figure 9-2 shows AXP707 marking.



Figure 9-2 AXP707 Marking

Table 9-1 describes AXP707 marking information.

Table 9-1 AXP707 Marking Definitions

No.	Marking	Description	Fixed/Dynamic
1	AXP707	Product name	Fixed
2	LLLLLEA	Lot number	Dynamic
3	XXX1	Date code	Dynamic
4	©	X-POWERS logo	Fixed
5	White dot	Package pin 1	Fixed

9.3 Carrier

Table 9-2 shows AXP707 tray carrier information.



Table	9-2	Trav	Carrier	Information	Œ.

	<u> </u>	**	**
	ltem	Color	Size
K 11/2	Aluminum foil bags	Silvery white	540mm x 300mm x 0.14mm
Pearl cotton cushion(Vacuum bag)		White 🌾	12mm x 680mm x 185mm
Pearl cotton cushion (The Gap between vacuum bag and inside box)		White	Left-Right:12mm x 180mm x 85mm Front-Back:12mm x 350mm x 70mm
	Inside Box	White	396mm x 196mm x 96mm
	Outside Box	White	420mm x 410mm x 320mm

Figure 9-3 shows tray dimension drawing of AXP707.




Figure 9-3 Tray Dimension Drawing

Table 9-3 shows AXP707 packing quantity.

Table 9-3 Packing Quantity Information

Туре		Quantity		Part Number	
Tray		348pcs/Tray		AXP707	
	-\T	10trays/Package	-\r\		-\rac{1}{\chint}}}}}}}}}}}}}}}}}}}}}}}}}

9.4 Storage

9.4.1 Moisture Sensitivity Level(MSL)

A package's MSL indicates its ability to withstand exposure after it is removed from its shipment bag, a low MSL device sample can be exposed on the factor floor longer than a high MSL device sample. ALL MSL are defined in Table 9-4.

Table 9-4 MSL Summary

-19	Table 9-4 MS	_ Summary	
MSL	Out-of-bag floor life	Comments	
1	Unlimited	≤30°C / 85%RH	112
2	1 year	≤30°C /60%RH	XIN



	AIV	1101.13,2020
2a	4 weeks	≤30°C /60%RH
3	168 hours	≤30°C /60%RH
4	72 hours	≤30°C /60%RH
5	48 hours	≤30°C /60%RH
5a	24 hours	≤30°C /60%RH
6	Time on Label(TOL)	≤30°C /60%RH

AXP707 device samples are classified as MSL3.

9.4.2 Bagged Storage Conditions

The shelf life of AXP707 are defined in Table 9-5.

Table 9-5 Bagged Storage Conditions

Packing mode	Vacuum packing		
Storage temperature	20℃~26℃		_//
Storage humidity	40%~60%RH	THE IV	THE IN
Shelf-life	6 months	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	

9.4.3 Out-of-bag Duration

It is defined by the device MSL rating. The out-of-bag duration of AXP707 is as follows.

Table 9-6 Out-of-bag Duration

Storage temperature	20°C~26°C
Storage humidity	40%~60%RH
Moisture Sensitivity Level(MSL)	3
Floor life	168 hours

For no mention of storage rules in this document, please refer to the latest IPC/JEDEC J-STD-020C.

9.5 Baking

It is not necessary to bake AXP707 if the conditions specified in Section 9.4.2 and Section 9.4.3 have not been exceeded at is necessary to bake AXP707 if any condition specified in Section 9.4.2 and Section 9.4.3 have been exceeded.

Table 9-7 Baking Conditions

Surrounding	Condition	Note Note
Nitrogen	125℃/8 hours	Recommended condition. It is recommended to bak
-12		once, no more than three times.

CAUTION: If baking is required, the devices must be transferred into trays that can be baked to at least 125°C. Devices should not be baked in tape and reel carriers at any temperature

The Tall Maco Too

A TELLINOCO TOO

The Table Tab

A TO MAKE THE PROPERTY OF THE



10. Reflow Profile

The reflow profile recommended in this document is a lead-free reflow profile that is suitable for pure lead-free technology of lead-free solder paste.

Figure 10-1 shows the typical reflow profile of AXP707 device sample.




Figure 10-1 AXP707 Typical Reflow Profile

Reflow profile conditions of AXP707 device sample is given in Table 10-1.

Table 10-1 AXP707 Reflow Profile Conditions

	QTI typical SMT reflow profile conditions (for reference only)				
	Step Reflow condition				
Environment	N2 purge reflow usage (yes/no)	Yes, N2 purge used			
Environment	If yes, O2 ppm level	O2 < 1500 ppm			
A	Preheat ramp up temperature range	25℃ -> 150℃			
B	Preheat ramp up rate	1.5~2.5 °C/sec			
Co	Soak temperature range	150℃ -> 190℃			
D	Soak time	80~110 sec			
E	Liquidus temperature	217℃			
F	Time above liquidus	60-90 sec			
G	Peak temperature	240-250℃			
Н	Cool down temperature rate	≤4°C/sec			

Revision 1.2

Copyright © 2020 X-Powers Limited. All Rights Reserved

69



Declaration

Copyright©2020 Shenzhen X-Powers Technology Co., Ltd. All Rights Reserved.

This documentation is the original work and copyrighted property of Shenzhen X-Powers Technology Co., Ltd. ("X-Powers"). No part of this document may be reproduced, modify, publish or transmitted in any form or by any means without prior written consent of X-Powers.

Trademarks and Permissions

X-Powers and the X-Powers logo (incomplete enumeration) are trademarks of Shenzhen X-Powers Technology Co., Ltd. All other trademarks, trade names, product or service names mentioned in this document are the property of their respective owners.

Important Notice and Disclaimer

The purchased products, services and features are stipulated by the contract made between X-Powers Technology Co.,Ltd ("X-Powers") and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Please read the terms and conditions of the contract and relevant instructions carefully before using, and follow the instructions in this documentation strictly. X-Powers assumes no responsibility for the consequences of improper use (including but not limited to overvoltage, overclock, or excessive temperature).

The information in this document is provided just as a reference or typical applications, and is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents. X-Powers is not responsible for any damage (including but not limited to indirect, incidental or special loss) or any infringement of third party rights arising from the use of this document. All statements, information, and recommendations in this document do not constitute a warranty or commitment of any kind, express or implied.

No license is granted by X-Powers herein express or implied or otherwise to any patent or intellectual property of X-Powers. Third party licences may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licences. X-Powers shall not be liable for any licence fee or royalty due in respect of any required third party licence. X-Powers shall have no warranty, indemnity or other obligations with respect to third party licences.

W Co You

AND TO TOO

THE TO THE OF THE PROPERTY OF

A TOP TO SERVICE AND A SERVICE