

Repeating Queued Output Match

Microcode Technology
Powertrain Electronics Software Technology
M/S CT-40D, Delphi E & S, Kokomo, Indiana 46904-9005

This page intentionally left blank

Table of Contents

1.	INTRODUCTION	1
2.	SYSTEM OVERVIEW	1
2.1	INPUTS.....	1
2.2	OUTPUTS	1
3.	MEMORY MAP	2
3.1	RAM DEFINITION.....	5
3.1.1	CPU Write / eTPU Read.....	6
3.1.1.1	Function Mode Bits.....	9
3.1.2	eTPU Write / CPU Read.....	10
3.1.3	eTPU Write / CPU Write	11
3.2	INITIALIZATION	14
4.	OPERATION	16
4.1	EXAMPLES	16
4.2	REQUESTING AN EVENT SEQUENCE	19
4.3	NORMAL MATCH EVENT	21
4.4	END EVENT	23
4.5	UPDATING END EVENT	23
4.6	TIMING PAST EVENTS.....	23
4.7	ARRAY FLAG BUFFERING	24
4.8	GLOBAL EXCEPTION	24
4.9	LINKS FROM OTHER eTPU CHANNELS	24
4.10	ABORTING AN EVENT SEQUENCE	24
4.11	SHUTTING DOWN THE RQOME FUNCTION.....	25
4.12	SWITCHING FROM RQOME TO ANOTHER eTPU FUNCTION	25
4.13	FUNCTION LATENCY	25
5.	FLOWCHARTS.....	27
6.	REVISION LOG.....	37
6.1	DOCUMENT REVISION NUMBERING	37
6.2	REVISION HISTORY	37

This page intentionally left blank

eTPU Function: Repeating Queued Output Match

1. Introduction

The Repeating Queued Output Match (RQOME) algorithm is designed to allow the user to set up a sequence of output match events. Each event may be specified individually as either an absolute event or as a relative offset to a previous event. The user programs the time base and the output pin state for each event and also determines whether or not each event will issue an interrupt and/or a DMA trigger to the host CPU. Repeating loops may be set up within the sequence, and the entire sequence may be programmed to execute only once or continuously.

The first event of a sequence may be programmed by the user or else determined from the last event of a previous sequence. The user also has the option to terminate a sequence at a set time (or angle – see below) regardless of which portion of the sequence is operating at the time.

If desired, the RQOME primitive may be set up to record the actual time/angle of each event in units selectable by the user.

If the eTPU's angle clock feature is used, then TCR2 will represent an angular value, while TCR1 represents a time value. If the angle clock feature is not used, then both TCR1 and TCR2 represent time values.

2. System Overview

2.1 Inputs

There are no inputs required for the operation of this function.

2.2 Outputs

There is one output produced by the operation of this function (see **Figure 1**).

DELPHI CONFIDENTIAL





Figure 1 – Hardware Configuration

3. Memory Map

The memory map for the RQOME function is shown in **Figure 2** and **Figure 3**.



* Each *Array_Data* entry can be an Absolute Event, a Relative Offset, or a Loop Size / Loop Count

Figure 2 – Parameter RAM Map

DELPHI CONFIDENTIAL

Host Service Requests:

HSR7: Shutdown
HSR6: Request
HSR5: Initialize
HSR4: Update
HSR3: (Unused)
HSR2: (Unused)
HSR1: (Unused)

Entry Point Flags:

Flag0: (Unused)
Flag1: (Unused)

General_Flags:

DMA_Sched
0 = Do not schedule DMA trigger
1 = Schedule DMA trigger
Loop_Running
0 = Repeating loop not in progress
1 = Repeating loop in progress

Array_Flags:

Store_Actual
0 = Do not store actual time/angle at normal event
1 = Store actual time/angle at normal event

DMA
0 = Do not issue DMA trigger to CPU at normal event
1 = Issue DMA trigger to CPU at normal event

Use_TCR2
0 = TCR1 time base for normal event
1 = TCR2 time base for normal event

End_Seq
0 = Entry is not end of sequence
1 = Entry is end of sequence

Abs_Event
(Note: Only valid when *End_Loop* = 0)
0 = Entry is a Relative Offset
1 = Entry is an Absolute Event

End_Loop
0 = Entry is not a Loop Size / Loop Count
1 = Entry is a Loop Size / Loop Count

Pin_State
0 = Set pin low at normal event
1 = Set pin high at normal event

Interrupt
0 = Do not interrupt CPU at normal event
1 = Interrupt CPU at normal event

Function Mode Bits:

FM0: *Event_TCR1_Store_TCR2*
(Note: Only valid when *Use_TCR2* = 0 and *Store_Actual* = 1)

0 = For TCR1 events, store actual event time/angle in TCR1 units
1 = For TCR1 events, store actual event time/angle in TCR2 units

FM1: *Event_TCR2_Store_TCR2*
(Note: Only valid when *Use_TCR2* = 1 and *Store_Actual* = 1)

0 = For TCR2 events, store actual event time/angle in TCR1 units
1 = For TCR2 events, store actual event time/angle in TCR2 units

Start_Flags:

SE_Pointer
0 = *Start_Event* value is not a pointer
1 = *Start_Event* value is a pointer

Init_Pin_State
0 = Set pin low at Initialize HSR
1 = Set pin high at Initialize HSR

Use_Start_Event
0 = Start sequence at last recorded event
1 = Start sequence at *Start_Event*

End_Flags:

EE_Store_Actual
0 = Do not store actual time/angle at *End_Event*
1 = Store actual time/angle at *End_Event*

EE_DMA
0 = Do not issue DMA trigger to CPU at *End_Event*
1 = Issue DMA trigger to CPU at *End_Event*

EE_Use_TCR2
0 = TCR1 time base for *End_Event*
1 = TCR2 time base for *End_Event*

Use_End_Event
0 = Ignore *End_Event*
1 = End sequence at *End_Event*

EE_Pin_State
0 = Set pin low at *End_Event*
1 = Set pin high at *End_Event*

EE_Interrupt
0 = Do not interrupt CPU at *End_Event*
1 = Interrupt CPU at *End_Event*

Figure 3 - Bit Definitions

DELPHI CONFIDENTIAL

3.1 RAM Definition

The parameter RAM definitions are summarized in **Table 1**.

Parameter	Range	Units	CPU Access	eTPU Access
<i>General_Flags:</i>				
- <i>Loop_Running</i>	0 – 1	Flag	R	R/W
- <i>DMA_Sched</i>	0 – 1	Flag	R	R/W
<i>Intr_Index</i>	0 – 0xFF	Array Index #	R	R/W
<i>Loop_Counter</i>	0 – 0xFFFFE	Counts	R	R/W
<i>Array_Size</i>	0 – 0xFF	Array Entries - 1	R/W	R
<i>Array_Flags_Buf</i>	0 – 0xFF	Flags	R	R/W
<i>Index</i>	0 – 0xFF	Array Index #	R	R/W
<i>Start_Flags:</i>				
- <i>Use_Start_Event</i>	0 – 1	Flag	R/W	R
- <i>Init_Pin_State</i>	0 – 1	Flag	R/W	R
- <i>SE_Pointer</i>	0 – 1	Flag	R/W	R
<i>Start_Event</i>	0 – 0xFFFFFFFF	TCRx Units	R/W	R
<i>End_Flags:</i>				
- <i>EE_Interrupt</i>	0 – 1	Flag	R/W	R
- <i>EE_Pin_State</i>	0 – 1	Flag	R/W	R
- <i>Use_End_Event</i>	0 – 1	Flag	R/W	R
- <i>EE_Use_TCR2</i>	0 – 1	Flag	R/W	R
- <i>EE_DMA</i>	0 – 1	Flag	R/W	R
- <i>EE_Store_Actual</i>	0 – 1	Flag	R/W	R
<i>End_Event</i>	0 – 0xFFFFFFFF	TCRx Units	R/W	R/W
<i>Array_Flags [Index] :</i>				
- <i>Interrupt [Index]</i>	0 – 1	Flag	R/W	R
- <i>Pin_State [Index]</i>	0 – 1	Flag	R/W	R
- <i>End_Loop [Index]</i>	0 – 1	Flag	R/W	R
- <i>Abs_Event [Index]</i>	0 – 1	Flag	R/W	R

DELPHI CONFIDENTIAL

- <i>End_Seq</i> [<i>Index</i>]	0 – 1	Flag	R/W	R
- <i>Use_TCR2</i> [<i>Index</i>]	0 – 1	Flag	R/W	R
- <i>DMA</i> [<i>Index</i>]	0 – 1	Flag	R/W	R
- <i>Store_Actual</i> [<i>Index</i>]	0 – 1	Flag	R/W	R
<i>Array_Data</i> [<i>Index</i>]				
- Absolute Event	0 – 0xFFFFFFFF	TCRx Units	R/W	R/W
- Relative Offset	0 – 0xFFFFFFFF	TCRx Units	R/W	R/W
- Loop Size / Loop Count	1 – 0xFF / 1 – 0xFFFE	Loop Entries / Counts	R/W R/W	R/W R/W
Function Mode Bits:				
- <i>Event_TCR1_Store_TCR2</i>	0 – 1	Flag	R/W	R
- <i>Event_TCR2_Store_TCR2</i>	0 – 1	Flag	R/W	R

Table 1 - RAM Definitions

3.1.1 CPU Write / eTPU Read

The following parameters are written by the CPU and read by the eTPU:

Array_Size

Bits 31-24 – The total number of entries in the data array minus one. *Array_Size* is used to limit the value of *Index* and determine when the last *Array_Data* entry has been reached.

NOTE: Care must be taken when writing to *Array_Size* since it shares a 32-bit word with *Index* and *Array_Flags_Buf* (both of which are written by the eTPU). *Array_Size* should only be written with an 8-bit write operation that does not affect the other parameters.

Start_Flags

Bits 31-29:

Use_Start_Event

Bit 31 – Set (1) if *Start_Event* (or the value it points to) is to be used to time the beginning of an event sequence. Cleared (0) if the last event of a previous

DELPHI CONFIDENTIAL

sequence is to be used to time the beginning of an event sequence.

Init_Pin_State

Bit 30 – The desired value of the output pin state at initialization. *Init_Pin_State* must be written before an **Initialize HSR** is issued to the eTPU.

SE_Pointer

Bit 29 – Set (1) if *Start_Event* contains the byte address of another eTPU RAM location holding the desired start time/angle value. (This byte address assumes that the eTPU RAM space begins at address 0.)
Cleared (0) if *Start_Event* contains the desired start time/angle value itself.

Start_Event

Bits 23-0 - If *Use_Start_Event* = 1 and *SE_Pointer* = 0, *Start_Event* is an absolute time/angle event from which *Array_Data* [0] will be timed.

If *Use_Start_Event* = 1 and *SE_Pointer* = 1, *Start_Event* is the byte address of another eTPU RAM location containing an absolute time/angle event from which *Array_Data* [0] will be timed. (This byte address assumes that the eTPU RAM space begins at address 0.)

Care must be taken that *Start_Event* (or the value it points to) + *Array_Data* [0] is not more than 0x800000 timer counts in the future. *Start_Event* (and/or the value it points to) must be written **before** a **Request HSR** is issued to the eTPU. *Start_Event* (or the value it points to) is always an **Absolute Event** and uses the same time base as the first array entry (*Array_Data* [0]).

If *Use_Start_Event* = 0, *Start_Event* is ignored and the last event of a previous sequence is used in its place.

NOTE: The user must ensure that *Start_Event* (and/or the value it points to) contains valid data whenever *Use_Start_Event* = 1.

<i>End_Flags</i>	Bits 31-29, 26-24:
<i>EE_Interrupt</i>	Bit 31 – Set (1) if the eTPU is to issue an interrupt to the host CPU at <i>End_Event</i> ; cleared (0) otherwise.
<i>EE_Pin_State</i>	Bit 30 – The desired value of the output pin state at <i>End_Event</i> .
<i>Use_End_Event</i>	Bit 29 – Set (1) if <i>End_Event</i> is to be used to terminate an event sequence; cleared (0) if an event sequence is to terminate normally.
<i>EE_Use_TCR2</i>	Bit 26 – Set (1) if <i>End_Event</i> uses TCR2 (time or angle) as its time base; cleared (0) if <i>End_Event</i> uses TCR1 (time only) as its time base.
<i>EE_DMA</i>	Bit 25 – Set (1) if the eTPU is to issue a DMA trigger to the host CPU at <i>End_Event</i> ; cleared (0) otherwise. Note that not all eTPU channels have DMA trigger capability. The user must verify that the desired channel has this capability.
<i>EE_Store_Actual</i>	Bit 24 – Set (1) if the eTPU is to store the actual time or angle of <i>End_Event</i> back into <i>End_Event</i> when the event itself occurs (in units determined by <i>Event_TCR1_Store_TCR2</i> and <i>Event_TCR2_Store_TCR2</i>); cleared (0) otherwise.
<i>Array_Flags [Index]</i>	Bits 31-24:
<i>Interrupt [Index]</i>	Bit 31 – Set (1) if the eTPU is to issue an interrupt to the host CPU at the event defined by the associated <i>Array_Data</i> entry; cleared (0) otherwise.
<i>Pin_State [Index]</i>	Bit 30 – The desired value of the output pin state at the event defined by the associated <i>Array_Data</i> entry.
<i>End_Loop [Index]</i>	Bit 29 – Set (1) if the associated <i>Array_Data</i> entry is a Loop Size / Loop Count ; cleared (0) otherwise. When <i>End_Loop</i> = 0, <i>Abs_Event</i> will determine the status of the associated <i>Array_Data</i> entry.
<i>Abs_Event [Index]</i>	Bit 28 – Set (1) if the associated <i>Array_Data</i> entry is an Absolute Event ; cleared (0) if the associated <i>Array_Data</i> entry is a Relative Offset . If the

DELPHI CONFIDENTIAL

associated *Array_Data* entry is a **Loop Size / Loop Count** (ie, *End_Loop* = 1), *Abs_Event* will be ignored.

End_Seq [Index]

Bit 27 – Set (1) if the associated *Array_Data* entry is the final event in the sequence; cleared (0) otherwise.
Note that if no *End_Seq* [Index] bit is set, the event sequence will repeat indefinitely.

NOTE: If *End_Seq* = 1 for a Loop Size / Loop Count entry (ie, *End_Loop* = 1), it indicates that the sequence will end when the loop has finished repeating. Thus, if Loop Count = 0xFFFF (repeat loop indefinitely), setting *End_Seq* = 1 will have no effect.

Use_TCR2 [Index]

Bit 26 – Set (1) if the associated *Array_Data* entry uses TCR2 (time or angle) as its time base; cleared (0) if the associated *Array_Data* entry uses TCR1 (time only) as its time base.

DMA [Index]

Bit 25 – Set (1) if the eTPU is to issue a DMA trigger to the host CPU at the event defined by the associated *Array_Data* entry; cleared (0) otherwise. **Note that not all eTPU channels have DMA trigger capability. The user must verify that the desired channel has this capability.**

Store_Actual [Index]

Bit 24 – Set (1) if the eTPU is to store the actual time or angle of the event back into the associated *Array_Data* entry when the event occurs (in units determined by *Event_TCR1_Store_TCR2* and *Event_TCR2_Store_TCR2*); cleared (0) otherwise.
Note that extreme care must be exercised when using this feature in a repeating loop!

3.1.1.1 Function Mode Bits

The two Function Mode (FM) bits are located in the ETPUCxSCR register. They are written by the CPU and read by the eTPU:

Event_TCR1_Store_TCR2

FM0 - Set (1) if, for **TCR1 events**, the actual event time/angle is to be stored in TCR2 units; cleared (0) if,

DELPHI CONFIDENTIAL

for TCR1 events, the actual event time is to be stored in TCR1 units. **Note that *Event_TCR1_Store_TCR2* applies both to normal events and to *End_Event*.** *Event_TCR1_Store_TCR2* will be read by the eTPU only when *Use_TCR2 [Index]* (or *EE_Use_TCR2*) = 0 and *Store_Actual [Index]* (or *EE_Store_Actual*) = 1.

Event_TCR2_Store_TCR2

FM1 - Set (1) if, for TCR2 events, the actual event time/ angle is to be stored in TCR2 units; cleared (0) if, for TCR2 events, the actual event time is to be stored in TCR1 units. **Note that *Event_TCR2_Store_TCR2* applies both to normal events and to *End_Event*.** *Event_TCR2_Store_TCR2* will be read by the eTPU only when *Use_TCR2 [Index]* (or *EE_Use_TCR2*) = 1 and *Store_Actual [Index]* (or *EE_Store_Actual*) = 1.

3.1.2 eTPU Write / CPU Read

The following parameters are written by the eTPU and read by the CPU:

General_Flags

Bits 31-30:

Loop_Running

Bit 31 – Set (1) when a **Loop Size / Loop Count** entry is first encountered in *Array_Data* (start of repeating loop), unless the value of **Loop Count** is 0xFFFF (when **Loop Count** = 0xFFFF, *Loop_Running* is never set). Cleared (0) when *Loop_Counter* is decremented to 0 (end of repeating loop) or *End_Event* is reached. Also cleared (0) when either an **Initialize HSR** or a **Request HSR** is issued by the CPU, or when a link is received from another eTPU channel.

DMA_Sched

Bit 30 – Set (1) to indicate if the eTPU is to issue a DMA trigger to the host CPU; cleared (0) at the start of an output event service routine, when a link is received from another eTPU channel, and when an **Initialize**, **Request** or **Update HSR** is issued by the CPU.

DELPHI CONFIDENTIAL

Intr_Index **Bits 23-16** - The number of the *Array_Data* event indicated by *Index* at which the eTPU last issued an interrupt to the host CPU.

NOTE: If the interrupt was caused by *End_Event*, then *Intr_Index* will contain 0xFF.

Loop_Counter **Bits 15-0** - Down-counter used to implement repeating loops within array. When a **Loop Size / Loop Count** entry is encountered (ie, *End_Loop* = 1), *Loop_Counter* is initialized to the **Loop Count** value (bits 15-0) and is decremented each succeeding time through the loop. When *Loop_Counter* = 0, the loop is finished.

NOTE: If the value of Loop Count is 0xFFFF, *Loop_Counter* will be re-initialized to this value at each output event, causing the loop to repeat indefinitely.

Array_Flags_Buf **Bits 15-8** - Buffered copy of *Array_Flags* [*Index*] (when a normal event is set up) or *End_Flags* (when *End_Event* occurs).

Index **Bits 7-0** - Index into *Array_Data* indicating the event currently being accessed. Minimum value = 0, maximum value = *Array_Size*.

3.1.3 eTPU Write / CPU Write

The following parameters are written by the eTPU and by the CPU:

End_Event **Bits 23-0** - If *Use_End_Event* = 1, *End_Event* is an absolute time/angle event at which a sequence in progress will be terminated. The event will have characteristics determined by *End_Flags*. ***End_Event* is always an Absolute Event.**

If *End_Event* occurs and *EE_Store_Actual* = 1, the actual time or angle of the event will be stored back into *End_Event* by the eTPU (in units determined by

DELPHI CONFIDENTIAL

Event_TCR1_Store_TCR2 and
Event_TCR2_Store_TCR2).

If *Use_End_Event* = 0, *End_Event* and all its associated bits will be ignored.

NOTE: The user must ensure that *End_Event* contains valid data whenever *Use_End_Event* = 1.

Array_Data [Index] Bits 23-0 - An *Array_Data* entry will be interpreted as an **Absolute Event**, as a **Relative Offset**, or as a **Loop Size / Loop Count** depending on the state of the associated flags *End_Loop* and *Abs_Event*.

Array_Data will be interpreted as an **Absolute Event** (time/angle) when the associated *End_Loop* = 0 and the associated *Abs_Event* = 1 (see **Figure 4**). In this case the **Absolute Event** entry is the value of TCRx at which the current event is scheduled to occur.




Figure 4 – *Array_Data*: Absolute Event

Array_Data will be interpreted as a **Relative Offset** (time/angle) when the associated *End_Loop* = 0 and the associated *Abs_Event* = 0 (see **Figure 5**). In this case the **Relative Offset** entry is the number of TCRx counts after the previous event at which the current event is scheduled to occur. **Note that the actual time/angle of the previous event is used to time Relative Offsets rather than the written (desired) time/angle.** These values will be identical unless an event is already in the past when the eTPU services it. (See **Section 4.6.**)

The 1st entry - *Array_Data* [0] - must be a Relative Offset!




Figure 5 - *Array_Data*: Relative Offset

Array_Data will be interpreted as a **Loop Size / Loop Count** when the associated *End_Loop* = 1. In this case bits 23-16 contain Loop Size and bits 15-0 contain Loop Count (see Figure 6). Loop Size is the total number of array entries comprising the loop (not including the Loop Size / Loop Count entry itself). Loop Count is the number of times the loop within the event sequence is to be repeated. The Loop Size / Loop Count entry must be located immediately after the last loop entry.

NOTE: The minimum legitimate value of both Loop Size and Loop Count is 1. If either Loop Size or Loop Count is set to 0, the eTPU will treat it as though it were set to 1.

NOTE: The normal maximum value of Loop Count is 0xFFFFE. If Loop Count is set to 0xFFFF, the eTPU will treat it as a special case that will cause the loop to repeat indefinitely!




Figure 6 – Array_Data: Loop Size / Loop Count

When a normal event occurs and the associated *Store_Actual* = 1, the actual time or angle of the event will be stored back into *Array_Data [Index]* by the eTPU (in units determined by *Event_TCR1_Store_TCR2* and *Event_TCR2_Store_TCR2*).

NOTE: Updating *Array_Data* and/or any associated bits while an event sequence is in progress can cause unexpected results in the output signal!

3.2 Initialization

The CPU should initialize the RQOME function as follows:

1. Write the encoded value for the RQOME primitive to the channel's field within the correct channel function select register (CFSx). See the Application Implementation document.
2. Write desired value to *Init_Pin_State*.
3. Issue an **Initialize Host Service Request (%101)**.
4. Enable the RQOME channel by assigning to it a non-zero priority (CPR > %00).

When an **Initialize HSR** is issued, the eTPU will respond by performing the following actions:

1. Configure the RQOME channel to Either Match (Blocking) mode. Using this mode, a normal match event and *End_Event* (if selected) may be set up simultaneously with independent time bases. The first of these two events to occur will block the other event from occurring. (If both events occur at the same time, *End_Event* takes priority.) In addition, both of the

DELPHI CONFIDENTIAL

eTPU's time bases (TCR1 and TCR2) will be captured on every output event that occurs.

Normal match events are set up by writing to the internal eTPU register ERTB. *End_Event* (if selected) is set up by writing to the internal eTPU register ERTA. Each type of event may be set up to use either of the eTPU's time bases (TCR1 and TCR2). When any output event (of whatever type) occurs, ERTA will contain the captured event in TCR1 units and ERTB will contain the captured event in TCR2 units.

2. Set/clear the output pin per *Init_Pin_State*.
3. Set *Loop_Running* = 0 and *DMA_Sched* = 0.

4. Operation

4.1 Examples

The following two examples are meant to illustrate the basic functionality of the RQOME algorithm.

The first example (see **Figure 7**) shows how *Init_Pin_State* and *Start_Event* are used at the beginning of an event sequence (*End_Event* is disabled). The example further shows how both **Absolute Events** and **Relative Offsets** may be used in the same event sequence, how a repeating loop operates, and how an interrupt and a DMA trigger are requested at a given event by the CPU. Finally, since none of the *End_Seq* bits are set, the example shows the entire sequence re-starting itself when the last event is reached.

The second example (see **Figure 8**) illustrates a repeating loop terminated prematurely by *End_Event*. In addition, the two **Relative Offsets** in the repeating loop use different time bases.

Note that the *Store_Actual* bits for looping elements are never set.

NOTE: Extreme care must be taken whenever no *End_Seq* bit = 1 (ie, the sequence is set to repeat indefinitely) and one or both of the following conditions exist: (1) any *Abs_Event* bit = 1; (2) any *Store_Actual* bit = 1.




Figure 7 - Event Sequence with Indefinitely Repeating Loop




Figure 8 - Event Sequence Prematurely Terminated by *End_Event*

DELPHI CONFIDENTIAL

4.2 Requesting an Event Sequence

After initialization, the CPU may initiate an event sequence by performing the following actions:

1. Write the desired number of array entries minus one to *Array_Size*. (For example, if there are 10 entries in the array, set *Array_Size* = 9.) **Note that *Array_Size* should always be written with an 8-bit write operation to avoid a potential conflict with *Index* and *Array_Flags_Buf*!**
2. Write desired values to *Start_Event*, *Use_Start_Event* and *SE_Pointer*. If *SE_Pointer* = 0, *Start_Event* is an absolute time/angle. If *SE_Pointer* = 1, *Start_Event* is the byte address of another eTPU RAM location containing an absolute time/angle. (This byte address assumes that the eTPU RAM space begins at address 0.) In either case, the absolute time/angle uses the same time base as the first array entry (*Array_Data* [0]). The user must ensure that *Start_Event* contains valid data whenever *Use_Start_Event* = 1.
3. Write desired values to *End_Event* and *Use_End_Event*. *End_Event* is an absolute time/angle that has characteristics defined by *End_Flags*. The user must ensure that *End_Event* contains valid data whenever *Use_End_Event* = 1.
4. Write desired values to each *Array_Data* entry that is to be utilized and to the *Array_Flags* associated with each entry. Each *Array_Data* entry may be configured as an **Absolute Event**, a **Relative Offset**, or a **Loop Size / Loop Count**. The first event in the sequence – *Array_Data* [0] – **must be a Relative Offset**.
5. If the *Store_Actual* bit for any array entry has been set (1), make sure that the bits *Event_TCR1_Store_TCR2* and *Event_TCR2_Store_TCR2* are set to the desired states.
6. Issue a **Request Host Service Request (%110)** to initiate the event sequence.

When a **Request HSR** is issued, the eTPU will respond by performing the following actions:

1. Cancel any pending match.
2. Set *Loop_Running* = 0 and *DMA_Sched* = 0.

DELPHI CONFIDENTIAL

3. Initialize *Index* to 0 to point to the first entry in the array, ie, *Array_Data* [0].

4. If *Use_Start_Event* = 0 and *Use_TCR2* [0] = 0, set up the first event as follows:

$$\text{ERTB} = \text{ERTA} \text{ (last event in TCR1 units)} + \text{Array_Data} [0]$$

If *Use_Start_Event* = 0 and *Use_TCR2* [0] = 1, set up the first event as follows:

$$\text{ERTB} = \text{ERTB} \text{ (last event in TCR2 units)} + \text{Array_Data} [0]$$

If *Use_Start_Event* = 1 and *SE_Ppointer* = 0, set up the first event as follows:

$$\text{ERTB} = \text{Start_Event} + \text{Array_Data} [0]$$

If *Use_Start_Event* = 1 and *SE_Ppointer* = 1, set up the first event as follows:

$$\text{ERTB} = [\text{Start_Event}] + \text{Array_Data} [0]$$

ERTB is always set up to capture events in TCR2 units.

The time base and the pin state of the first event will be determined by *Use_TCR2* [0] and *Pin_State* [0], respectively.

5. Store *Array_Flags* for first event in *Array_Flags_Buf*.
6. If *Use_End_Event* = 1, set up the end event as follows:

$$\text{ERTA} = \text{End_Event}$$

ERTA is always set up to capture events in TCR1 units.

The time base and the pin state of *End_Event* will be determined by *EE_Use_TCR2* and *EE_Pin_State*, respectively.

WARNING: A match event can be timed up to 0x800000 timer counts in the future. An event that is farther in the future than this will be treated by the eTPU as a **past** event, and generated immediately.

4.3 Normal Match Event

When a normal output match event (ie, not *End_Event*) occurs, the eTPU will respond by performing the following actions:

1. Cancel any pending normal match.
2. If *Store_Actual* (in *Array_Flags_Buf*) = 1, store the actual event time/angle in *Array_Data [Index]* as described below.

If *Use_TCR2* (in *Array_Flags_Buf*) = 0 and *Event_TCR1_Store_TCR2* = 0,
OR *Use_TCR2* (in *Array_Flags_Buf*) = 1 and *Event_TCR2_Store_TCR2* = 0:

Array_Data [Index] = ERTA (actual event in TCR1 counts)

If *Use_TCR2* (in *Array_Flags_Buf*) = 0 and *Event_TCR1_Store_TCR2* = 1,
OR *Use_TCR2* (in *Array_Flags_Buf*) = 1 and *Event_TCR2_Store_TCR2* = 1:

Array_Data [Index] = ERTB (actual event in TCR2 counts)

3. If *Interrupt* (in *Array_Flags_Buf*) = 1, write the number of *Index* to *Intr_Index* and issue an interrupt to the host CPU.
4. If *DMA* (in *Array_Flags_Buf*) = 1, set *DMA_Sched* = 1; otherwise, set *DMA_Sched* = 0.
5. If *End_Seq* (in *Array_Flags_Buf*) = 1, set *Loop_Running* = 0 and jump to **Step 16**.
6. If *Index* >= *Array_Size*, then reset *Index* to the first entry in the array (*Array_Data [0]*) and jump to **Step 12**. Otherwise, increment *Index* to the next *Array_Data* entry and continue.
7. If the next *Array_Data* entry is an **Absolute Event** or a **Relative Offset** (*End_Loop [Index]* = 0), jump to **Step 13**. Otherwise, the next *Array_Data* entry must be a **Loop Size / Loop Count** (*End_Loop [Index]* = 1), so continue.
8. If no loop is currently in progress (*Loop_Running* = 0), initialize *Loop_Counter* with the **Loop Count** value contained in *Array_Data [Index]*; also, if **Loop Count** < 0xFFFF, set *Loop_Running* = 1.
9. Decrement *Loop_Counter*. If the repeating loop is not complete (*Loop_Counter* > 0), set *Index* to point to the start of the repeating loop by

DELPHI CONFIDENTIAL

subtracting the **Loop Size** value contained in *Array_Data [Index]* (limiting the result to 0) and jump to **Step 13**. Otherwise, continue.

10. If *End_Seq [Index]* = 1, set *Loop_Running* = 0 and jump to **Step 16**.

11. If *Index* >= *Array_Size*, reset *Index* to the first entry in the array (*Array_Data [0]*); otherwise, increment *Index* to the next *Array_Data* entry.

12. Set *Loop_Running* = 0.

13. If the next event is an **Absolute Event** (*Abs_Event [Index]* = 1), set it up as follows:

$$\text{ERTB} = \text{Array_Data [Index]}$$

If the next event is a **Relative Offset** (*Abs_Event [Index]* = 0) and *Use_TCR2 [Index]* = 0, set it up as follows:

$$\text{ERTB} = \text{ERTA (last event in TCR1 counts)} + \text{Array_Data [Index]}$$

If the next event is a **Relative Offset** (*Abs_Event [Index]* = 0) and *Use_TCR2 [Index]* = 1, set it up as follows:

$$\text{ERTB} = \text{ERTB (last event in TCR2 counts)} + \text{Array_Data [Index]}$$

ERTB is always set up to capture events in TCR2 units.

The time base and the pin state of the next event will be determined by *Use_TCR2 [Index]* and *Pin_State [Index]*, respectively.

14. Store *Array_Flags* for next event in *Array_Flags_Buf*.

15. If *Use_End_Event* = 1, set up the end event as follows:

$$\text{ERTA} = \text{End_Event}$$

ERTA is always set up to capture events in TCR1 units.

The time base and the pin state of the end event will be determined by *EE_Use_TCR2* and *EE_Pin_State*, respectively.

16. If *DMA_Sched* = 1, issue a DMA trigger to the host CPU.

4.4 End Event

When *End_Event* occurs, the eTPU will respond by setting *Index* = 0xFF, storing *End_Flags* in *Array_Flags_Buf* (with the bit occupying the position of *End_Seq* always set = 1), and performing the same algorithm as for a normal event (see **Section 4.3**).

4.5 Updating End Event

All data contained in the array may be updated by the user at any time. Indeed, if no *End_Seq* bit is set, this data must be continuously updated by the user. However, any data contained in the array – new or otherwise – will only take effect on an output match event. **There is no provision in the RQOME function for changes in array data to take immediate effect.**

The user may update *End_Flags* and/or *End_Event* in exactly the same manner as array data, if desired. However, the user also has the option to have changes to *End_Flags* and/or *End_Event* applied immediately to an event sequence in progress. To achieve this, the CPU must perform the following actions:

1. Write desired values to *End_Event* and *End_Flags*. **The user must ensure that *End_Event* contains valid data whenever *Use_End_Event* = 1.**
2. Issue an **Update Host Service Request (%100)**

When an **Update HSR** is issued, the eTPU will respond by performing the following actions:

1. Set *DMA_Sched* = 0.
2. If *Use_End_Event* = 1, set up the end event as follows:

$$\text{ERTA} = \text{End_Event}$$

ERTA is always set up to capture events in TCR1 units.

The time base and the pin state of the end event will be determined by *EE_Use_TCR2* and *EE_Pin_State*, respectively.

4.6 Timing Past Events

The RQOME algorithm uses a “greater than or equal to” comparator to time output events. This means that if an event is set up that is up to 0x7FFFFFF timer counts in the past, the eTPU will generate the event immediately. (Events that are

more than 0x7FFFFFFF timer counts in the past will be treated as future events.) Furthermore, when computing an event using a **Relative Offset**, the RQOME algorithm uses the **actual time/angle** of the event just past, rather than the desired time/angle that was written by the user. Normally, these two values will be the same. However, they will be different if a past event was set up by the eTPU, whether this was due to the user's preference or to system latencies. The user must be aware that such an occurrence can affect the timing of any future events that are based upon it.

4.7 Array Flag Buffering

Whenever the RQOME primitive sets up a normal output event, *Array_Flags* for that pending event is stored in *Array_Flags_Buf*. When the actual event occurs, the primitive tests the flags contained in *Array_Flags_Buf* to determine whether or not to issue an interrupt and/or a DMA trigger to the host, whether or not to store the actual time/angle of the event back into *Array_Data [Index]*, and whether or not the final event in the sequence has been reached. The reason for this buffering is so that, once an event has been set up by the eTPU, the host may re-load these flags immediately with new data if desired.

When *End_Event* occurs, *End_Flags* is stored in *Array_Flags_Buf*.

4.8 Global Exception

Under certain error conditions, the RQOME primitive will issue a global exception to the host and write its channel number to the global variable *Cause_Of_Exception*. Below are the conditions that cause RQOME to generate a global exception:

1. An HSR is issued to the RQOME primitive that has not been defined.

4.9 Links From Other eTPU Channels

If the RQOME primitive receives a link from another eTPU channel, it will respond by executing the same algorithm as for a **Request HSR** (see **Section 4.2**).

4.10 Aborting an Event Sequence

An event sequence in progress can be aborted by issuing an **Initialize HSR** (see **Section 3.2**). The **Initialize HSR** will cancel any pending match and prepare the

RQOME channel for a **Request HSR**. The user must always set the *Init_Pin_State* bit to the desired state prior to issuing an **Initialize HSR**.

Due to the inherent latency of the eTPU in responding to events, it is possible for the eTPU to issue an interrupt and/or DMA trigger to the CPU from a pending match slightly after an Initialize HSR has been issued to abort an event sequence in progress.

4.11 Shutting Down the RQOME Function

This function can be disabled by issuing a **Shutdown Host Service Request (%111)**, waiting for the HSR bits to clear, and setting the priority level to disabled (%00).

4.12 Switching from RQOME to Another eTPU Function

To switch from the RQOME function to another eTPU function, the CPU should shut down the RQOME function (see **Section 4.11**) and then follow the directions for initializing the new function.

4.13 Function Latency


The worst-case execution times for the various threads of the RQOME function are shown below (see the Application Implementation document to convert microcycles into real time based on crystal frequency). Note that these values do not take into account latencies due to other functions in the application, priorities, etc.

RQOME Thread	Worst-Case μcycles *	RAM Accesses
Shutdown HSR	8	0
Request HSR (no <i>End_Event</i>)	37	9
Initialize HSR	15	2
Update HSR	16	5
Link (no <i>End_Event</i>)	39	9
Output Event:		
Absolute Event (w/o <i>End_Event</i>)	57	14
Absolute Event (w/ <i>End_Event</i>)	63	14
Relative Offset (w/o <i>End_Event</i>)	59	15
Relative Offset (w/ <i>End_Event</i>)	65	15
Loop Count (w/o <i>End_Event</i>)	84	21
Loop Count (w/ <i>End_Event</i>)	90	21
<i>End_Event</i>	41	14


Total number of instructions: 165

* These numbers do not consider potential collisions while accessing RAM.





5. Flowcharts




DELPHI CONFIDENTIAL




DELPHI CONFIDENTIAL







DELPHI CONFIDENTIAL




DELPHI CONFIDENTIAL




DELPHI CONFIDENTIAL




DELPHI CONFIDENTIAL



DELPHI CONFIDENTIAL



DELPHI CONFIDENTIAL



DELPHI CONFIDENTIAL

6. Revision Log

6.1 Document Revision Numbering

Each microcode document is assigned a revision number. The numbers are assigned according to the following scheme (used for all documents after May, 2003):

Rev x.y

x identifies the microcode, where

- 1 represents the original release of microcode
- 2 represents the first release of changed microcode
- 3 represents the second change to microcode etc.

y identifies the document, where

- 0 represents the original release of documentation for this microcode
- 1 represents the first document change for the same microcode
- 2 represents the second change to the document for the same microcode

6.2 Revision History

Revision	Date	Record	Author
1.0 (SCR 3082)	04-16-04	Initial release of documentation.	Warren Donley
2.0 (SCR 3337)	05-15-04	<ul style="list-style-type: none">- Changed <i>Use_TCR2</i> from a global Function Mode bit to a bit associated with each individual array entry.- Changed mode to Either Match (Blocking) so that normal events are set up with ERTB and <i>End_Time</i> events are set up with ERTA.	Warren Donley
3.0 (SCR 3639)	06-30-04	Fixed bug in Request HSR that caused <i>Start_Time</i> to be set up incorrectly when using TCR1.	Warren Donley
4.0 (SCR 3738)	08-20-04	Added option to issue DMA trigger to CPU.	Steven Hughes
5.0 (SCR 3936)	02-02-05	<ul style="list-style-type: none">- Converted C-code to assembly language.- Combined <i>Index</i> and <i>Array_Size</i> in same parameter to save RAM space.- Renamed various RAM parameters to indicate	Warren Donley

DELPHI CONFIDENTIAL

		that they may represent either a time or an angle value (<i>Start_Time</i> --> <i>Start_Event</i> , etc).	
6.0 (SCR 3957)	03-18-05	<ul style="list-style-type: none"> - Stored actual time/angle of output events. - Buffered <i>Interrupt</i>, <i>DMA</i>, <i>End_Seq</i> and <i>Store_Actual</i> bits. - Changed end-of-array method. - Allowed internal loops to be infinite. - Treated links as Request HSRs. - Fixed coherency issues. - Replaced <i>Start_Loop</i> bit with Loop Size. - Allowed <i>Start_Event</i> to be a pointer. 	Warren Donley
7.0 (SCR 4087)	04-20-05	Made changes to work with compiler build 147 or later.	Warren Donley
7.1	06-13-05	Added information to thread execution times.	Warren Donley

DELPHI CONFIDENTIAL