


# eTPU Primitive Implementation:

## Engine Position Processing for the eTPU

### (EPPE)



**MCD-5408**

Revision 18.0

February 15, 2011

**DELPHI**  
CONFIDENTIAL

Complex I/O – Microcode  
Powertrain Electronics Software  
M/S CT-40D, Delco Electronics, Kokomo, Indiana 46904-9005

**This page intentionally left blank**

# Table of Contents

<b>1.0</b>	<b>INTRODUCTION .....</b>	<b>1</b>
<b>2.0</b>	<b>SYSTEM OVERVIEW .....</b>	<b>2</b>
2.1	INPUTS.....	2
2.2	OUTPUTS .....	2
<b>3.0</b>	<b>MEMORY MAP .....</b>	<b>3</b>
3.1	CHANNEL RAM PARAMETERS .....	3
3.2	GLOBAL RAM.....	6
3.3	LINK ARRAY RAM.....	6
3.4	RAM DEFINITIONS .....	6
3.4.1	<i>Global RAM Definition.....</i>	<i>6</i>
3.4.2	<i>Link Array RAM Definition.....</i>	<i>7</i>
3.4.3	<i>Parameter RAM Definition.....</i>	<i>7</i>
3.4.4	<i>Parameters Written by the CPU / Read by the eTPU .....</i>	<i>9</i>
3.4.5	<i>Parameters written by the eTPU / Read by the Host CPU .....</i>	<i>15</i>
3.4.6	<i>Parameters written by BOTH the eTPU and the host CPU.....</i>	<i>18</i>
3.4.7	<i>Parameters accessed by the eTPU ONLY.....</i>	<i>20</i>
<b>4.0</b>	<b>HOST INTERFACE.....</b>	<b>21</b>
4.1	INITIALIZATION OF EPPE CHANNEL .....	21
4.2	SHUTDOWN .....	25
4.3	REINITIALIZING EPPE .....	25
4.3.1	<i>Angle Mode.....</i>	<i>25</i>
4.3.2	<i>Time or Edge Count Modes .....</i>	<i>25</i>
4.4	SWITCHING FROM EPPE TO ANOTHER FUNCTION .....	26
4.5	SWITCHING FROM ANOTHER FUNCTION TO EPPE .....	26
4.6	GLOBAL EXCEPTION.....	26
4.7	EXAMPLE.....	27
4.8	FEATURES.....	28
4.8.1	<i>Engine Stalls .....</i>	<i>28</i>
4.8.2	<i>Engine Position Information.....</i>	<i>28</i>
4.8.3	<i>Options for TCR2.....</i>	<i>28</i>
4.8.4	<i>Gap Detection Algorithms .....</i>	<i>30</i>
4.8.5	<i>Input Signal Filtering.....</i>	<i>34</i>
4.8.6	<i>IRQ_Edge_Count_x.....</i>	<i>35</i>
4.8.7	<i>Linking to other Channels.....</i>	<i>35</i>
4.8.8	<i>Interrupt Sources .....</i>	<i>36</i>
4.8.9	<i>Update HSR (%010) .....</i>	<i>38</i>
4.8.10	<i>Cam History.....</i>	<i>38</i>
4.8.11	<i>Tachometer Output .....</i>	<i>38</i>
4.8.12	<i>DMA.....</i>	<i>39</i>
4.9	BACKUP MODE .....	39
4.9.1	<i>Request_Backup HSR .....</i>	<i>43</i>
4.9.2	<i>Exit_Backup HSR.....</i>	<i>45</i>
4.10	BI-DIRECTIONAL CRANK .....	45
4.11	LIMITATIONS .....	49
4.11.1	<i>Speed Limitations in Angle Mode .....</i>	<i>49</i>
4.11.2	<i>Speed Limitations for Gap Detection.....</i>	<i>50</i>
<b>5.0</b>	<b>PRIMITIVE RESOURCES &amp; TIMING .....</b>	<b>52</b>
<b>6.0</b>	<b>FLOWCHARTS .....</b>	<b>54</b>

<b>7.0</b>	<b>REVISION HISTORY .....</b>	<b>81</b>
7.1	REVISION LOG FOR THIS APPLICATION: .....	81

# Engine Position Processing for the eTPU

## 1.0 Introduction

This document describes the Engine Position Processing algorithm as implemented in the eTPU. When an input edge is received, the EPPE algorithm records the time of the input edge, computes a period and increments a tooth counter. The edge time is also copied into an array so the data from past edges can be evaluated. The algorithm is also able to generate synthetic “teeth” to facilitate the smooth operation of EST and other functions through the gap.

The algorithm stores a copy of the tooth counter if it detects a gap using either the Percent Period method between the last three periods, or a Threshold (1\_X, Y\_1) method, in which the last two periods are analyzed for gap determination.

The algorithm can record the edge time of up to four specified input edges, and optionally generate an interrupt to the host CPU when the specified edge(s) occurs.

The algorithm can filter out unwanted noise by ignoring input pulses with a period smaller than a user-defined threshold.


The algorithm has the capability to generate a tachometer output on a user-selected eTPU channel.

On each critical input edge, the algorithm records the state of the CAM input on a user-selected eTPU channel.

Finally, the algorithm has the capability to read a bi-directional crank sensor to detect backwards movements of the crankshaft (“rock-back”) when the engine comes to a stop, so that the engine position at start-up may be known with greater accuracy.

The EPPE primitive also supports a backup mode for limp-home capability. When in backup mode, EPPE continues to process real input edges while creating backup matches where the host determines the crank edges should be occurring. The times of these backup matches are saved in the array. TCR2 is also updated per the backup matches.

## 2.0 System Overview



**Figure 1: EPPE Mechanization**

**Note:** Engine speed input, tachometer (if enabled) and cam sensor input (if using cam history feature) must be mechanized on the same eTPU.

### 2.1 Inputs

In a typical TPU application, two inputs are used: one with fine resolution and one with coarse resolution. The eTPU however, contains 24-bit timers providing the range and resolution required with just one input signal.

The crank input signal shall always to be brought in on the TCRCLK pin of the microprocessor. In angle mode and edge count mode, TCR2 will be derived from this input signal. In time mode, TCR2 will be derived from a separate eTPU via the STAC bus.

This primitive also reads the state of the CAM input when processing every edge of the engine position input. This input is shifted into a 32-bit value and saved in the variable called **Cam\_History**. If cam history is required, the CAM input must be mapped to the same eTPU as EPPE.

### 2.2 Outputs

This algorithm requires one hardware output if the user enables the tachometer output feature. This output may be on any channel of the same eTPU as EPPE, **except channel 0**.

## 3.0 Memory Map

### 3.1 Channel RAM Parameters






Figure 2A – Parameter RAM



**Figure 2B – Parameter RAM (cont.)**





Note: the size for the array depends on the channel parameter **Array\_Mask**.  
 EPPE indexes into the array by 'ANDing' **Crit\_Edge\_Count** with **Array\_Mask**.

**Crit\_Edge\_Array** has a minimum size of 1 element (**Array\_Mask** = 0).

**Figure 2C – Parameter RAM (cont.)**

**Host Service Requests:**

HSR 7: **Shutdown**  
 HSR 6: *(Unused)*  
 HSR 5: **Initialization**  
 HSR 4: **Request\_Backup**  
 HSR 3: **Exit\_Backup**  
 HSR 2: **Update**  
 HSR 1: *(Unused)*

**Entry Point Flags:**

Flag0: (unused)  
 Flag1: (unused)

**Function Mode Bits:**

FM0: **EPPE\_Use\_TCR2**  
       0 = TIMEBASE\_TCR1  
       1 = TIMEBASE\_TCR2  
 FM1: **EPPE\_In\_BACKUP**  
       0 = FALSE  
       1 = TRUE

**HW Semaphores:**

Semaphore #0: Used to keep **Period**,  
**Crit\_Edge\_Time** and **Crit\_Edge\_Count**  
 coherent between eTPUs.

**Figure 2D – HSR Definitions, etc.**

## 3.2 Global RAM


The following global RAM parameters may be accessed by the EPPE primitive. See the Application Implementation document for the actual memory locations of these parameters.

8 bits	<b>Cause_Of_Exception</b>	
8 bits	<b>Tach_Chan_Number</b>	( if enabled, Tach must reside on same eTPU as the EPPE )
8 bits	<b>Cam_Chan_Number</b>	( if the Cam History feature is required, CAM must reside on same eTPU as the EPPE )

**Figure 3A – Global RAM**

## 3.3 Link Array RAM

The user may define an array of link information (*EPPE\_Link\_Array*) in any section of RAM desired, addressed by the parameter *Link\_Pointer*.



**Figure 3B – Link Array RAM**

## 3.4 RAM Definitions

### 3.4.1 Global RAM Definition

Parameter	CPU Useful	Range	Units	CPU Access	eTPU Access
<i>Cam_Chan_Number</i>	√	0 - 0x1F	eTPU Channel #	W	R
<i>Tach_Chan_Number</i>	√	0 - 0x1F	eTPU Channel #	W	R
<i>Cause_Of_Exception</i>	√	0 - 0x1F	eTPU Channel #	R	W

**Table 1: Global RAM for EPPE**

### 3.4.2 Link Array RAM Definition

Parameter	CPU Useful	Range	Units	CPU Access	eTPU Access
<i>EPPE_Link_Array</i>	( last element = 0x00 )				
<i>Link</i>	√	0-0xFF	ETPU   Chan Num	W	R

**Table 2: Link Array RAM**

### 3.4.3 Parameter RAM Definition

Parameter	CPU Useful	Range	Units	CPU Access	eTPU Access
<i>Real_Edge_Time</i>	√	0 - 0xFFFFFFFF	Timer Units	R	W
<i>Real_Edge_Count</i>	√	0 - 0xFFFF	Count Units	R	W
<i>Real_Period</i>	√	0 - 0xFFFFFFFF	Timer Units	R	R/W
<i>Real_Edge_Time_NF</i>	√	0 - 0xFFFFFFFF	Timer Units	R	W
<i>Crit_Edge_Time</i>	√	0 - 0xFFFFFFFF	Timer Units	R	R/W
<i>Crit_Edge_Count</i>	√	0 - 0xFFFF	Count Units	R	R/W
<i>Period</i>	√	0 - 0xFFFFFFFF	Timer Units	R	R/W
<i>Min_Period_Method</i>	√	0,1	Flag	W	R
<i>Gap_Detect_Method</i>	√	0,1	Flag	W	R
<i>Gap_Detect_Enabled</i>	√	0,1	Flag	W	R
<i>Period_Calc_Enabled</i>	√	0,1	Flag	W	R
<i>Crit_Edge_Rising</i>	√	0,1	Flag	W	R
<i>Period_Calc_2_Enabled</i>	√	0,1	Flag	W	R
<i>Period_Avg_Enabled</i>	√	0,1	Flag	W	R
<i>TCR2_Options</i>	√	0,1,2,3	Field	W	R
<i>Min_Period</i>	√	0 - 0xFFFF	Timer Units	W	R
<i>Synth_Edge_Occurred</i>	No	0,1	Flag	-	R/W
<i>Over_Two_Pulses</i>	No	0,1	Flag	-	R/W
<i>Two_Pulses</i>	No	0,1	Flag	-	R/W
<i>Tooth_2_After_Gap</i>	No	0,1	Flag	-	R/W
<i>Gap_Detect_Delay</i>	No	0,1	Flag	-	R/W
<i>Match_Flag</i>	No	0,1	Flag	-	R/W
<i>Remaining_Synth_Teeth</i>	No	0 - 0xFFFFFFFF	Count Units	-	R/W

Parameter	CPU Useful	Range	Units	CPU Access	eTPU Access
<i>Real_Prev_Period</i>	√	0 - 0xFFFFFFFF	Timer Units	R	R/W
<i>Prev_Y_1_Count</i>	√	0 - 0xFFFF	Count Units	R	W
<i>Prev_1_X_Count</i>	√	0 - 0xFFFF	Count Units	R	W
<i>Fmult_1_X</i>	√	0 - 0xFF	0-1 Fractional Mult. ( * 256)	W	R
<i>Fmult_Y_1</i>	√	0 - 0xFF	0-1 Fractional Mult. ( * 256)	W	R
<i>Fmult_Percent</i>	√	0 - 0xFF	0-1 Fractional Mult. ( * 256)	W	R
<i>Filter_Delay</i>	√	0 - 0xFF	Timer Units	W	R
<i>Gap_Size</i>	√	0 - 0xFF	Count Units	W	R
<i>Gap_Count</i>	√	0 - 0xFFFF	Count Units	R	W
<i>Gap_2_Fmult</i>	√	0 - 0xFFFF	0-1 Fractional Mult. ( * 65536)	W	R
<i>Gap_Fmult</i>	√	0 - 0xFFFF	0-1 Fractional Mult. ( * 65536)	W	R
<i>Gap_Detected_Count</i>	√	0 - 0xFFFF	Count Units	R	W
<i>TCR2_Error_Count</i>	√	0 - 0xFFFF	Count Units	R	W
<i>Cam_History</i>	√	0 - 0xFFFFFFFF	Cam States	R	W
<i>Count_1</i>	√	0 - 0xFF	Count Units	W	R
<i>Start_1</i>	√	0 - 0xFF	ETPU #   Channel #	W	R
<i>Count_2</i>	√	0 - 0xFF	Count Units	W	R
<i>Start_2</i>	√	0 - 0xFF	ETPU #   Channel #	W	R
<i>Array_Mask</i>	√	See description	Mask	W	R
<i>Link_Pointer</i>	√	0 - 0xFFFFFFFF	ETPU pram address	W	R
<i>Tach_High</i>	√	0 - 0xFFFF	Count Units	W	R
<i>Tach_Low</i>	√	0 - 0xFFFF	Count Units	W	R
<i>Tach_Count</i>	√	0 - 0xFFFF	Count Units	W	R/W
<i>IRQ_Enable_Mask</i>	√	0 - 0xFF	Mask	W	R
<i>IRQ_Edge_Time_1</i>	√	0 - 0xFFFFFFFF	Timer Units	R	W
<i>IRQ_Requests</i>	√	0 - 0xFF	Mask	R	R/W
<i>IRQ_Edge_Time_2</i>	√	0 - 0xFFFFFFFF	Timer Units	R	W
<i>IRQ_Edge_Time_3</i>	√	0 - 0xFFFFFFFF	Timer Units	R	W
<i>Bkups_Left</i>	No	0xFF	Counts	R/W	R/W
<i>IRQ_Edge_Time_4</i>	√	0 - 0xFFFFFFFF	Timer Units	R	W

Parameter	CPU Useful	Range	Units	CPU Access	eTPU Access
<i>IRQ_Edge_Count_1</i>	√	0 - 0xFFFF	Count Units	W	R
<i>IRQ_Edge_Count_2</i>	√	0 - 0xFFFF	Count Units	W	R
<i>IRQ_Edge_Count_3</i>	√	0 - 0xFFFF	Count Units	W	R
<i>IRQ_Edge_Count_4</i>	√	0 - 0xFFFF	Count Units	W	R
<i>Reverse_Detect_Enable</i>	√	0,1	Flag	W	R
<i>Reverse_Process_Enable</i>	√	0,1	Flag	W	R
<i>LS_Gap_Detect_Disable</i>	√	0,1	Flag	W	R
<i>Dir_PW_Threshold</i>	√	0 - 0xFFFFF	Timer Units	W	R
<i>Crank_Backwards</i>	√	0,1	Flag	R	R/W
<i>Dir_Crank_PW</i>	√	0 - 0xFFFFF	Timer Units	R	R/W
<i>Buf_Reverse_Detect_En</i>	No	0,1	Flag	-	R/W
<i>Buf_Reverse_Process_En</i>	No	0,1	Flag	-	R/W
<i>Buf_LS_Gap_Detect_Dis</i>	No	0,1	Flag	-	R/W
<i>Buf_Dir_Crank_PW</i>	√	0 - 0xFFFFF	Timer Units	R	R/W
<i>Chg_Dir_Count</i>	√	0 - 0xFF	Count Units	R	R/W
<i>Accum_Edges</i>	√	0 - 0xFFFF	Count Units	R	R/W
<i>Abs_Edge_Count</i>	√	0 - 119	Count Units	R/W	R/W
<i>Accum_Reverse_Edges</i>	√	0 - 0xFFFF	Count Units	R/W	R/W
<i>Bkups_Between_Cams</i>	√	0xFF	Counts	W	R
<i>Bkup_1<sup>st</sup>_Edge_Time</i>	√	0xFFFFF	Count Units	W	R
<i>Crit_Edge_Array</i>	( <i>Array_Mask</i> + 1 elements)				
<i>In_The_Gap</i> [X]	√	0,1	Flag	R	W
<i>Dir_Reverse</i> [X]	√	0,1	Flag	R	W
<i>Dir_Unknown</i> [X]	√	0,1	Flag	R	W
<i>Per_Timeout</i> [X]	√	0,1	Flag	R	W
<i>Array_Edge_Time</i> [X]	√	0 - 0xFFFFF	Timer Units	R	W

**Table 3: Parameter RAM for EPPE**

### 3.4.4 Parameters Written by the CPU / Read by the eTPU

#### 3.4.4.1 Function Mode Bits

The two Function Mode (FM) bits are located in the ETPUCxSCR register. They are written by the host CPU and read by the eTPU:

### ***EPPE\_Use\_TCR2***

**FM0** – Set (1) if the time base is to be TCR2; cleared (0) if the time base is to be TCR1.

### ***EPPE\_In\_Backup***

**FM1** – Set (1) if EPPE is operating in backup mode; cleared (0) if operating in normal mode. Refer to Section 4.8.12 for details on backup mode.

#### **3.4.4.2 Global Parameters**

***Cam\_Chan\_Num*** The number (0x0 - 0x1F) of the eTPU channel that is used as the cam signal input.

### ***Tach\_Chan\_Num***

The number (0x1 - 0x1F) of the eTPU channel that is used as the tachometer output. **To disable the tachometer output feature, set *Tach\_Chan\_Num* = 0x0!**

#### **3.4.4.3 Link Array Parameters**

### ***EPPE\_Link\_Array***

An array of link information which the user may place anywhere in RAM. Each of the array elements indicates a specific channel and eTPU module to be linked to on every tooth (including “synthetic” teeth). Bits 4–0 represent the channel number while bits 7 & 6 indicate which eTPU engine to link to. Bit 5 is unused. See **Section 4.8.7** for details. ***Link\_Array*** is pointed to by the channel relative parameter ***Link\_Pointer***. EPPE steps through the array linking to the appropriate channels until it encounters an entry of 0x00. An entry of 0x00 indicates there are no more channels to link to.

#### **3.4.4.4 Channel Parameters**

### ***Min\_Period\_Method***

Selects whether Min\_Period filtering is performed in hardware or software. Refer to section 4.8.5 for details

**HW\_MIN\_PERIOD = 1**

**SW\_MIN\_PERIOD = 0**

### ***Gap\_Detect\_Method***

Selects whether Percent Period or Threshold (1\_X, Y\_1) gap detection algorithm is activated. See section 4.8.4.

**PERCENT\_PERIOD = 0**

**1\_X\_Y\_1 = 1**

### ***Gap\_Detect\_Enabled***

Determines whether or not the gap detection method specified by ***Gap\_Detect\_Method*** is enabled. Disabling the gap detection algorithm may be of use if execution time is a concern.

### ***Period\_Calc\_Enabled***

At the first tooth after the gap, when this flag is set ***Period*** is calculated to be the actual period of the gap (ie, ***Real\_Period***) multiplied by ***Gap\_Fmult***. When this flag is cleared, ***Period*** is not updated at the first tooth after the gap.

**NOTE:** Care must be taken when ***Period\_Calc\_Enabled*** is selected and the gap is misplaced. ***Period*** is still calculated as ***Real\_Period \* Gap\_Fmult***. The resulting period may have adverse effects on other primitives.

### ***Crit\_Edge\_Rising***

Set (1) if the rising edge on the engine position input is critical; cleared (0) if the falling edge is critical.

### ***Period\_Calc\_2\_Enabled***

At the second tooth after the gap, when this flag is set ***Period*** is calculated to be the sum of the actual period of the gap and the first actual period after the gap (ie, ***Real\_Period + Real\_Prev\_Period***), multiplied by ***Gap\_2\_Fmult***. When this flag is cleared, ***Period*** is calculated normally (ie, as the time between the last two input edges) at the second tooth after the gap.

**NOTE:** Care must be taken when ***Period\_Calc\_2\_Enabled*** is selected and the gap is misplaced. ***Period*** is still calculated as ***(Real\_Period + Real\_Prev\_Period) \* Gap\_2\_Fmult***. The resulting period may have adverse effects on other primitives.

### ***Period\_Avg\_Enabled***

When this flag is set, ***Period*** is calculated as ***( Real\_Period + Real\_Prev\_Period ) / 2***. When this flag is cleared, ***Period*** is calculated normally (ie, as the time between the last two input edges).

**NOTE:** ***Period\_Avg\_Enabled*** is ignored on the first two teeth after the gap. On these teeth, the value of ***Period*** will be calculated according to the ***Period\_Calc\_Enabled*** and ***Period\_Calc\_2\_Enabled*** bits.

<b><i>TCR2_Options</i></b>	<p>Selects the input to TCR2. Refer to section 4.8.3 for details on each of these modes.</p> <p style="text-align: center;"> <b>EPPE_TIME_MODE</b>    = 0  <b>EPPE_ANGLE_HW</b>     = 1  <b>EPPE_EDGE_COUNT</b> = 2 </p>
<b><i>Min_Period</i></b>	<p>On each critical input edge, the time since the last critical input edge (<b><i>Real_Period</i></b>) will be tested against <b><i>Min_Period</i></b>. If the current value of <b><i>Real_Period</i></b> is smaller than <b><i>Min_Period</i></b>, the eTPU will ignore the edge and no variables will be updated. If no filtering by the eTPU is desired, set <b><i>Min_Period</i></b> = 0x0000. <b><i>Min_Period_Method</i></b> selects whether this filtering is done by hardware or software. Refer to section 4.8.5 for details.</p>
<b><i>Fmult_1_X</i></b>	<p>This byte is a 0-1 fractional multiplier or ratio of the previous period to the current period. When:</p> $(\text{current period} * Fmult\_1\_X) > \text{previous period}$ <p>the eTPU will store the current value of <b><i>Crit_Edge_Count</i></b> as <b><i>Prev_1_X_Count</i></b>.</p>
<b><i>Fmult_Y_1</i></b>	<p>This byte is a 0-1 fractional multiplier or ratio of the current period to the previous period. When:</p> $(\text{previous period} * Fmult\_Y\_1) > \text{current period}$ <p>the eTPU will store the current value of <b><i>Crit_Edge_Count</i></b> as <b><i>Prev_Y_1_Count</i></b> and interrupt the host (if enabled). Refer to section 4.8.4.2.</p>
<b><i>Fmult_Percent</i></b>	<p>This byte is a 0-1 fractional multiplier or ratio of period <math>N^{-1}</math> to the summation of periods <math>N</math>, <math>N^{-1}</math> and <math>N^{-2}</math>. <b><i>Fmult_Percent</i></b> = <math>N^{-1} / (N + N^{-1} + N^{-2})</math>. Refer to section 4.8.4.1 for details on this gap detection algorithm.</p>
<b><i>Filter_Delay</i></b>	<p>This value represents the total digital filter delay on the engine position input. On every real critical edge, <b><i>Filter_Delay</i></b> is subtracted from <b><i>Real_Edge_Time</i></b> and stored in <b><i>Real_Edge_Time_NF</i></b>. See section 4.8.5.1</p>
<b><i>Gap_Size</i></b>	<p>The number of teeth in the gap. When <b><i>Crit_Edge_Count</i></b> equals <b><i>Gap_Count</i></b>, <b><i>Gap_Size</i></b> synthetic teeth are created. If <b><i>TCR2_Options</i></b> = ANGLE_HW, then the maximum <b><i>Gap_Size</i></b> supported is 4.</p>
<b><i>Gap_Count</i></b>	<p><b><i>Gap_Count</i></b> represents the tooth immediately preceding the gap. When <b><i>Crit_Edge_Count</i></b> equals <b><i>Gap_Count</i></b> the eTPU begins setting up a series</p>



of “synthetic” edges based on the current period. The CPU will have to keep moving **Gap\_Count** ahead to disable it! A suggested initialization value for **Gap\_Count** is (**Crit\_Edge\_Count** + 0xFFFF).

**Gap\_2\_Fmult** Fractional value used to calculate **Period** on the second tooth after the gap. It represents the 0 – 1 multiplier  $[65536 / (\text{Gap\_Size} + 2)]$ . The eTPU reads this value at the second tooth after the gap and multiplies it by ( **Real\_Period** + **Real\_Prev\_Period** ) to determine **Period**. Setting the flag **Period\_Calc\_2\_Enabled** enables this calculation. When the flag is cleared, **Period** is calculated normally (ie, as the time between the last two input edges) at the second tooth after the gap.

**Gap\_Fmult** Fractional value used to calculate **Period** on the first tooth after the gap. It represents the 0 – 1 multiplier  $[65536 / (\text{Gap\_Size} + 1)]$ . The eTPU reads this value at the first tooth after the gap and multiplies it by **Real\_Period** to determine **Period**. Setting the flag **Period\_Calc\_Enabled** enables this calculation. When the flag is cleared, **Period** is not updated at the first tooth after the gap.

**Count\_1, Start\_1**  
**Count\_2, Start\_2** The parameters **Count\_1** and **Start\_1** along with **Count\_2** and **Start\_2** are used in conjunction to indicate what channels to link to. A link is a way to communicate to another channel. For this primitive, it is a way to tell the other channel that fresh input data is available. A link is a lot like an IRQ to another channel. These parameters are used as in the TPU design where **Start\_x** is the first channel where this primitive will link to on every input edge. In contrast to the TPU design, the upper two bits of **Start\_x** must also indicate which eTPU module to link to. **Count\_x** is the number of consecutive channels to link to starting with **Start\_x**. Links can be disabled by setting **Count\_x** to 0. Requested link(s) are generated on every tooth (including “synthetic” teeth). See section 4.8.7 for details.

**Array\_Mask** Mask supplied by the host to determine the size of the critical edge time array, where the size of the array equals **Array\_Mask** + 1. EPPE indexes into the array by ‘ANDing’ **Crit\_Edge\_Count** by **Array\_Mask** thus the valid array sizes limited. See below:

Valid values of <b>Array_Mask</b>	Array Size
0x00	1
0x01	2
0x03	4
0x07	8
0x0F	16
0x1F	32
0x3F	64

0x7F	128
0xFF	256

***Link\_Pointer*** Pointer to the location in the eTPU parameter RAM containing the array of channel numbers to link to (***EPPE\_Link\_Array***). Each of the array elements indicate a specific channel and eTPU module to be linked to on every tooth (including “synthetic” teeth). Set ***Link\_Pointer*** to 0 if no channels require a link. Write a channel number of 0x00 into the array to indicate there are no more channels to link to. See **Section 4.8.7** for details.

***Tach\_High*** The number of EPPE periods that the tachometer output signal will be in the high state. See section 4.8.11.

***Tach\_Low*** The number of EPPE periods that the tachometer output signal will be in the low state. See section 4.8.11.

***IRQ\_Enable\_Mask***  
Determines which interrupt sources are enabled within the EPPE primitive. See section 4.8.8.  
**Enabled** = 1  
**Disabled** = 0

***Reverse\_Detect\_Enable***  
Set (1) to enable detection of reverse crank pulses; cleared (0) otherwise. See **Section 4.10** for details.

***Reverse\_Process\_Enable***  
Set (1) to enable processing of reverse crank pulses; cleared (0) otherwise. See **Section 4.10** for details.

***LS\_Gap\_Detect\_Disable***  
Set (1) to disable gap detection at very low engine speed; cleared (0) otherwise. When ***LS\_Gap\_Detect\_Disable*** is cleared (0), gap detection will be delayed via the ***Gap\_Detect\_Delay*** bit. See **Section 4.8.4.3** for details.

***Dir\_PW\_Threshold***  
Crank pulse width threshold used to determine crank direction. Applied only when ***Reverse\_Detect\_Enable*** = 1.

***Bkups\_Between\_Cams***  
The number of backup matches (or desired crank edges) that need to occur between this **Request\_Backup** HSR (corresponding to the previous cam edge) and the next.

***Bkup\_1<sup>st</sup>\_Edge\_Time***

The absolute time of the first backup match to occur after the **Request\_Backup** HSR (may be in the past).

### 3.4.5 Parameters written by the eTPU / Read by the Host CPU

#### 3.4.5.1 Global Parameters

##### ***Cause\_Of\_Exception:***

The number of the eTPU channel on which a global exception fault has occurred. This condition is caused by an unexpected event (output match, input transition, link, Host Service Request, etc) occurring on the channel in question. See **Section 4.6** for details on what conditions can cause a global exception.

#### 3.4.5.2 Channel Parameters

***Real\_Edge\_Time*** Time of the most recent **actual** input edge (ie, not including “synthetic” edges).

##### ***Real\_Edge\_Count***

Count of **actual** input edges (ie, not including “synthetic” edges).

***Real\_Period*** Time between **actual** input edges (ie, not including “synthetic” edges). Unlike ***Period*** (when ***Gap\_Calc\_Enabled*** is clear), ***Real\_Period*** is updated on the tooth immediately following the gap. The eTPU will write 0xFFFFFFFF into ***Real\_Period*** if 0xFFFFFFFF timer counts elapsed since the last input edge.

##### ***Real\_Edge\_Time\_NF***

Time of the most recent **actual** input edge (ie, not including “synthetic” edges) subtracted by ***Filter\_Delay***. See **Section 4.8.5.1**.

***Crit\_Edge\_Time*** Time of the most recent edge (including “synthetic” edges).

##### ***Crit\_Edge\_Count***

Incremented on every edge (including “synthetic” edges).

***Period*** When ***Period\_Avg\_Enabled*** = 0, ***Period*** is calculated as the time between the last two input edges (including “synthetic” edges). When ***Period\_Avg\_Enabled*** = 1, ***Period*** will be calculated as  $(\text{Real\_Period} + \text{Real\_Prev\_Period}) / 2$ . This is the normal condition, and it applies to all input edges except the first two teeth after the gap (***Period\_Avg\_Enabled*** is ignored on these teeth).

On the first tooth after the gap, when *Period\_Calc\_Enabled* = 0, *Period* is not updated at all; when *Period\_Calc\_Enabled* = 1, *Period* is calculated as *Real\_Period* \* *Gap\_Fmult*.

On the second tooth after the gap, when *Period\_Calc\_2\_Enabled* = 0, *Period* is calculated normally (ie, as the time between the last two input edges); when *Period\_Calc\_2\_Enabled* = 1, *Period* is calculated as *(Real\_Period + Real\_Prev\_Period) \* Gap\_2\_Fmult*.

The eTPU will write 0xFFFFFFFF into *Period* if 0xFFFFFFFF timer counts have elapsed since the last input edge, and also on the first input edge received.

#### ***Real\_Prev\_Period***

Time between **actual** input edges of previous period (ie, not including “synthetic” edges). The eTPU will write 0xFFFFFFFF into *Period* if 0xFFFFFFFF timer counts elapsed since the last input edge.

#### ***Prev\_1\_X\_Count***

The value of *Crit\_Edge\_Count* at which the current period times *Fmult\_1\_X* is greater than the previous period (ie, at the tooth immediately following the gap). Not updated until at least 3 input edges have been received after initialization. See **Section 4.8.4.2** for details on this gap detection algorithm.

#### ***Prev\_Y\_1\_Count***

The value of *Crit\_Edge\_Count* at which the previous period times *Fmult\_Y\_1* is greater than the current period (ie, at the second tooth following the gap). Not updated until at least 3 input edges have been received after initialization. See **Section 4.8.4.2** for details on this gap detection algorithm.

#### ***Gap\_Detected\_Count***

Variable *Gap\_Detected\_Count* is used when Percent Period method of Gap Detection is selected via *Gap\_Detect\_Method*. The value of *Crit\_Edge\_Count* at the last occurrence of input period where  $N^{-1} > (N + N^{-1} + N^{-2}) * Fmult\_Percent$ . If enabled via *IRQ\_Enable\_Mask*, an interrupt is generated to the host CPU and indicated with bit *Gap\_Detected* in *IRQ\_Requests*. See **Section 4.8.4.1** for details on this gap detection algorithm.

#### ***TCR2\_Error\_Count***

When TCR2 is in angle mode (indicated by *TCR2\_Options*) the upper word of TCR2 is compared to *Crit\_Edge\_Count*. If TCR2 is not within the predetermined limits, *Crit\_Edge\_Count* is written to the upper word of TCR2, the number of expected microticks is written to the lower word

of TCR2 and **TCR2\_Error\_Count** is incremented. Refer to **Section 4.8.3.3** for details on angle mode.

**Cam\_History** The last 32 pin states of the cam input indicated by the global variable **Cam\_Chan\_Number**. Updated on every EPPE input edge. Bit 0 represents the most recent cam pin state.

**IRQ\_Edge\_Time\_x** ( x = 1-4 )

When **Crit\_Edge\_Count** equals or is greater than **IRQ\_Edge\_Count\_x**, a copy of **Array\_Edge\_Time[X]** read from the **Crit\_Edge\_Array** corresponding to **IRQ\_Edge\_Count\_x** is written to **IRQ\_Edge\_Time\_x**. This will allow the host CPU to determine the time of the edge corresponding to **IRQ\_Edge\_Count\_x** even when several new input edges have been detected. If this interrupt source is enabled via the **IRQ\_Count\_x** bit in **IRQ\_Enable\_Mask**, the corresponding interrupt source bit is set in **IRQ\_Requests** and an interrupt is generated to the host CPU.

**Crank\_Backwards**

Set (1) when crank is moving backwards; cleared (0) otherwise. Applied only when **Reverse\_Process\_Enable** = 1.

**Dir\_Crank\_PW** Width of most recent crank pulse, measured from critical edge to non-critical edge. Updated only when **Reverse\_Detect\_Enable** = 1.

**Buf\_Dir\_Crank\_PW**

Buffered copy of **Dir\_Crank\_PW**, updated on critical edge. Updated only when **Reverse\_Detect\_Enable** = 1.

**Chg\_Dir\_Count** Free-running counter that is incremented whenever a change in crank direction is detected. Updated only when **Reverse\_Process\_Enable** = 1.

**Accum\_Edges** Free-running counter that mirrors **Real\_Edge\_Count**, except that it is decremented whenever a genuine reverse crank pulse is detected.

**Crit\_Edge\_Array** An array containing the times of the critical edge events (**Array\_Edge\_Time [X]**) with associated flags (**Array\_Flags [X]**). The size of the array is the channel relative parameter **Array\_Mask** + 1 and has a minimum size of 1 element. The eTPU indexes into the array by 'ANDing' **Crit\_Edge\_Count** with **Array\_Mask**, thus the size of the array is limited. Refer to definition of **Array\_Mask** for valid array sizes.

**In\_The\_Gap [X]** Set (1) if the associated tooth is a synthetic tooth occurring in the gap; otherwise cleared (0).

**Dir\_Reverse [X]** Set (1) when the associated tooth is in the reverse direction; otherwise cleared (0). If **Reverse\_Process\_Enable** = 0, then **Dir\_Reverse[X]** will

always be cleared (0). If *Reverse\_Process\_Enable* = 1, then *Dir\_Reverse*[X] will not be updated until the non-critical edge (since crank direction cannot be determined until then).

**NOTE:** *Dir\_Reverse*[X] is not valid when *Dir\_Unknown*[X] = 1!

***Dir\_Unknown* [X]** Set (1) if the direction of the associated tooth has not yet been determined (i.e., between the critical and non-critical edges); otherwise cleared (0). If *Reverse\_Process\_Enable* = 0, then *Dir\_Unknown*[X] will always be cleared (0). If *Reverse\_Process\_Enable* = 1, then *Dir\_Unknown*[X] will be set (1) on the critical edge and cleared (0) on the non-critical edge (when crank direction becomes known).

***Per\_Timeout* [X]** Set (1) if a period timeout occurred prior to the associated tooth; otherwise cleared (0). (If *Per\_Timeout*[X] = 1, then the associated edge time cannot be used to calculate the period ending with that edge time.)

***Array\_Edge\_Time* [X]**

Critical edge time. If acceleration occurred and a real edge was received before all synthetic edges were complete, the synthetic edges are “made up” by recording the time of the real edge in the array for each of these made-up edges.

**CAUTION:** If *Array\_Edge\_Time*[X] values are used to calculate the period between two teeth, that period will be 0 in the case of “made up” teeth.

### 3.4.6 Parameters written by BOTH the eTPU and the host CPU

***Tach\_Count*** Down-counter, decremented on every EPPE critical input edge (plus synthetic edges). When the value of *Tach\_Count* reaches zero (or less), the eTPU will invert the tachometer output signal and re-load *Tach\_Count* with either *Tach\_High* or *Tach\_Low* (depending on the pin state). **It is up to the user to initialize *Tach\_Count* to some desired value before the first EPPE edge occurs!** However, it is assumed that the user will **not** write to *Tach\_Count* again after initializing it, since this could interfere with the eTPU’s attempts to update *Tach\_Count*.

***IRQ\_Requests***

Contains a bit for each interrupt source from the EPPE primitive to the host CPU. A set bit indicates an interrupt source is pending, a clear bit indicates the interrupt source is not pending. The host is responsible for clearing this byte once the interrupt is acknowledged, but care must be taken to prevent conflicts with the eTPU accessing this byte. Section 4.8.8 describes how the host should disable the EPPE channel before accessing this byte.

Interrupt requested = 1  
No interrupt requested = 0

**NOTE:** EPPE will continue to issue interrupts to the host until the host clears *IRQ\_Requests*.

**NOTE:** the host must disable the EPPE channel (as described in section 4.8.8) before writing to *IRQ\_Requests* to prevent contention issues between the host and the eTPU.

*Bkups\_Left* Temporary variable used by the eTPU to track the number of backup matches that still need to be issued.

*IRQ\_Edge\_Count\_x* ( x = 1 – 4)

The value of *Crit\_Edge\_Count* when the CPU desires the edge time to be buffered. The eTPU buffers *Array\_Edge\_Time[X]* from *Crit\_Edge\_Array* into *IRQ\_Edge\_Time\_x*. The eTPU does this if *Crit\_Edge\_Count* equals or is greater than *IRQ\_Edge\_Count\_x*. The eTPU will automatically increase *IRQ\_Edge\_Count\_x* to *Crit\_Edge\_Cnt* + 0x8000 once the data is buffered to prevent future “buffering”. The CPU has plenty of time after the edge to modify *IRQ\_Edge\_Count\_x* back to normal. The CPU can determine which edge set an interrupt by subtracting 0x8000 from *IRQ\_Edge\_Count\_x*. Then the CPU can issue a new *IRQ\_Edge\_Count\_x* to set the next request. If this interrupt source is enabled via the *IRQ\_Count\_x* bit in *IRQ\_Enable\_Mask*, the corresponding interrupt source bit is set in *IRQ\_Requests* and an interrupt is generated to the host CPU.

*Abs\_Edge\_Count*

Counter, incremented or decremented on every critical or non-critical crank edge. The range of *Abs\_Edge\_Count* is from 0 to 119, where 1 and 61 each represent the first tooth after the gap. When *Reverse\_Process\_Enable* = 0, the eTPU will increment *Abs\_Edge\_Count* on every critical edge, but it is up to the CPU to ensure that the counter is in sync. (In fact, the value of *Abs\_Edge\_Count* is meaningless until the CPU synchronizes it.) When *Reverse\_Process\_Enable* = 1, then the CPU should do nothing but allow the eTPU to increment or decrement *Abs\_Edge\_Count* on every non-critical edge according to the direction in which the crank is moving.

**NOTE:** Assuming a 58X crank sensor, *Abs\_Edge\_Count* will never have the values of 59, 60, 119, or 0. These values represent synthetic teeth in the gap, which are skipped by *Abs\_Edge\_Count*.

**NOTE:** *Abs\_Edge\_Count* will not be updated on broken tooth matches or on backup matches.

### ***Accum\_Reverse\_Edges***

Counts number of reverse crank pulses (genuine or otherwise) detected since power-on. Limited to 0xFFFF. Updated only when *Reverse\_Detect\_Enable* = 1. Reset to 0x0000 by host CPU.

## **3.4.7 Parameters accessed by the eTPU ONLY**

### **3.4.7.1 Channel Parameters**

#### ***Synth\_Edge\_Occurred***

This flag is set when synthetic edges are being processed. If this flag is set when a real edge is being processed, the EPPE knows it is the first real edge after the gap and *Period* is NOT updated.

#### ***Over\_Two\_Pulses***

This flag indicated to the EPPE primitive that at least three edges have occurred. When this flag is set, the primitive performs gap analysis. Otherwise, the gap analysis is skipped until more edges have occurred.

#### ***Two\_Pulses***

This flag is used as an entry table condition to indicate whether it is about to process the first edge, or two or more. If clear, EPPE does not calculate a period.

#### ***Tooth\_2\_After\_Gap***

This flag is set on the first real tooth after a gap and cleared on the next real tooth. If this flag is set when a real edge is being processed, the EPPE knows it is the second real edge after the gap and *Period\_Calc\_2\_Enabled* is tested.

#### ***Gap\_Detect\_Delay***

This flag is set (1) when the *LS\_Gap\_Detect\_Disable* bit is set. It is cleared (0) one crank pulse after the *LS\_Gap\_Detect\_Disable* bit is cleared, in order to delay gap detection (thus eliminating false gaps) when coming out of a very low engine speed condition.

#### ***Match\_Flag***

This flag is set (1) when any type of match occurs (synthetic tooth, backup match, time-out). It is cleared (0) whenever any type of edge event occurs (critical edge, non-critical edge).

#### ***Remaining\_Synth\_Teeth***



This count is used by the EPPE primitive to indicate the number of synthetic teeth that are yet to be created.

***Buf\_Reverse\_Detect\_En***

Copy of ***Reverse\_Detect\_Enable*** bit, buffered on critical edge.

***Buf\_Reverse\_Process\_En***

Copy of ***Reverse\_Process\_Enable*** bit, buffered on critical edge.

***Buf\_LS\_Gap\_Detect\_Dis***

Copy of ***LS\_Gap\_Detect\_Disable*** bit, buffered on critical edge.

## 4.0 Host Interface

### 4.1 Initialization of EPPE channel

The CPU should initialize the EPPE function as follows:

1. TCR1 Time Base :

- a. Select system clock divided by 2 as the clock source for the TCR1 prescaler by writing %10 to the TCR1CTL field of the ETPUTBCR register.
- b. Initialize the prescaler for TCR1 using the TCR1P field in the ETPUTBCR register. The prescaler divides its input by (TCR1P + 1).

2. TCR2 Time Base:

To initialize the TCR2 time base first initialize the channel parameter ***TCR2\_Options*** to the selected mode. %00 indicates time mode where EPPE does not control TCR2, %01 indicates angle mode, %10 indicates Edge Count mode where the EPPE primitive writes the edge count shifted 8 bits to the TCR2 register and %11 indicated backup mode. The following definitions are provided:

```
#define EPPE_TIME_MODE      ( 0x00 )  
#define EPPE_ANGLE_HW      ( 0x01 )  
#define EPPE_EDGE_COUNT    ( 0x02 )
```

To initialize the eTPU control registers controlling TCR2, perform the following steps.

In a single write to the ETPUTBCR register:

- i. Disable angle mode logic by writing %0 to the AM bit.
- ii. Disable hardware's control of TCR2 by writing %111 to the TCR2CTL field.

In a single write to the ETPUTBCR register:

If in angle mode, ensure that the **Initialize HSR** has completed before enabling the angle mode hardware and TCR2 (see Step 21).

3. EPPE Critical Edges: Determine which edges of the engine position input are the critical edges and write the desired selection to **EPPE\_Crit\_Edge\_Rising**. The following definitions are provided:

```
#define EPPE_CRIT_FALLING ( 0 )
```

```
#define EPPE_CRIT_RISING ( 1 )
```

4. EPPE Time Base: Write the desired time base for the captured EPPE edge times to **EPPE\_Use\_TCR2** (FM0) in the FM (channel function mode) field in the ETPUCxSCR register. The following definitions are provided:

```
#define EPPE_TIMEBASE_TCR1 ( 0 )
```

```
#define EPPE_TIMEBASE_TCR2 ( 1 )
```

5. Backup\_Mode: Ensure EPPE is set up to operate in normal mode by clearing bit **EPPE\_In\_Backup** (FM1) in the FM (channel function mode) field in the ETPUCxSCR register. The following definitions are provided:

```
#define EPPE_CAM_NORMAL_MODE ( 0 )
```

```
#define EPPE_CAM_BACKUP_MODE ( 1 )
```

6. Input Filtering:

- a. If additional filtering is desired on the engine position input edge, initialize the parameters **Min\_Period** and **Min\_Period\_Method** as described in Section 4.8.5. The following definitions are provided:

```
#define EPPE_SW_MIN_PERIOD ( 0 )
```

```
#define EPPE_HW_MIN_PERIOD ( 1 )
```

- b. If no additional filtering is desired, set **Min\_Period** to 0x0000 and **Min\_Period\_Method** to EPPE\_HW\_MIN\_PERIOD ( 1 ).
- c. Initialize the variable **Filter\_Delay**, in the selected time base, representing the total filter delay of all hardware filters. See **Section 4.8.5.1**.
- d. **NOTE**: If initializing EPPE in Backup mode, be sure to set **Min\_Period\_Method** to SW\_MIN\_PERIOD.

7. Edge Time Array: Write the mask corresponding to the desired size of the edge time array into **Array\_Mask** (see definition of **Array\_Mask** for details).

8. Gap Detection Algorithms:

- a. If it is desired to have EPPE perform gap analysis, enable this feature by writing to **Gap\_Detect\_Enabled**. The following definitions are provided:

```
#define EPPE_DETECT_DISABLED ( 0 )
```

```
#define EPPE_DETECT_ENABLED ( 1 )
```

- b. If it is desired to disable gap detection until the engine speed is above a certain threshold, set (1) the **LS\_Gap\_Detect\_Disable** bit. See **Section 4.8.4.3**.
- c. Initialize the flag **Gap\_Detect\_Method** selecting either Percent Period or Threshold (1\_X/1\_Y) gap detection algorithms. See **Section 4.8.3** for details on these algorithms. The following definitions are provided:

```
#define EPPE_PERCENT_PERIOD ( 0 )
```

```
#define EPPE_1_X__Y_1 ( 1 )
```

- d. Initialize **Gap\_Count** far into the future, such as **Crit\_Edge\_Count** + 0xFFFF.

- e. Initialize the size of the gap in **Gap\_Size**. (Note: if angle mode is selected, the maximum **Gap\_Size** supported is 4.)
  - f. If using the Threshold algorithm for gap detection, initialize **Fmult\_1\_X** and **Fmult\_Y\_1**.
  - g. If using the Percent Period algorithm for gap detection, initialize **Fmult\_Percent**.
9. Bi-directional crank: If the bi-directional crank algorithm is to be enabled, set (1) the **Reverse\_Detect\_Enable** and **Reverse\_Process\_Enable** bits and write a desired value to **Dir\_PW\_Threshold**; otherwise, clear (0) the **Reverse\_Detect\_Enable** and **Reverse\_Process\_Enable** bits. See **Section 4.10**.
  10. Linking to other channels: If no links are required, set **Link\_Pointer** to 0 along with **Count\_1**, **Count\_2** to 0. Otherwise, write the list of channels requiring a link to the array **EPPE\_Link\_Array**. Initialize **Link\_Pointer** to point to the global array. If contiguous channels require linking, set **Start\_1** to the first channel and the number of channels (including that in **Start\_1**) in **Count\_1** and **Start\_2**, **Count\_2** indicating which channels need to be linked to after an edge is processed (both real and synthetic). See **Section 4.8.7**.
  11. Tachometer:
    - a. If the tachometer output feature is to be disabled, then set **Tach\_Chan\_Num** = **0x0**.
    - b. If the tachometer output feature is to be enabled:
      - i. Write the appropriate (non-zero) value to **Tach\_Chan\_Num**.
      - ii. Write a desired value to **Tach\_Cnt**, **Tach\_High** and **Tach\_Low**. See **Section 4.8.11**.
  12. Cam History: Write the channel number of the CAM input to the global variable **CAM\_Chan\_Number**.
  13. IRQ Count Interrupts: Determine where the host desires to be interrupted and provide to **IRQ\_Edge\_Count\_1**, **IRQ\_Edge\_Count\_2**, **IRQ\_Edge\_Count\_3** and **IRQ\_Edge\_Count\_4**.
  14. Interrupts:
    - a. Select which interrupt sources from the EPPE primitive should generate an interrupt from the host in the **IRQ\_Requests** parameter and set the corresponding bit(s) in **IRQ\_Enable\_Mask**. See **Section 4.8.8**.
    - b. There are two ways of enabling the hardware to cause an interrupt from EPPE to the host:
      - i. If any interrupts from EPPE to the host are desired, write %1 to the CIE bit for the EPPE channel in the ETPUCIER register, otherwise write %0 to disable interrupts. Note the state of this bit is reflected in the ETPUCxCR register.

OR

- ii. Interrupts can also be enabled from EPPE to the host by writing %1 to the CIE bit in the ETPUCxCR register, otherwise write %0 to disable

interrupts. Note the state of this bit is reflected in the ETPUCIER register.

15. DMA Trigger:

If the host desires the eTPU to trigger the DMA when it completes the processing of each edge (both real and synthetic) the following steps are recommended:

- a. There are two ways of enabling the hardware to allow the eTPU to cause a DMA trigger:

- i. If any DMA triggers from EPPE are desired, write %1 to the DTRE bit for the EPPE channel in the ETPUCDTRER register, otherwise write %0 to disable transfer requests. Note the state of this bit is reflected in the ETPUCxCR register.

OR

- ii. DMA trigger requests can also be enabled from EPPE by writing %1 to the DTRE bit in the ETPUCxCR register, otherwise write %0 to disable transfer requests. Note the state of this bit is reflected in the ETPUCDTRER register.

16. ETPU Channel Configuration Register (ETPUCxCR):

- a. Select the standard entry table condition for the EPPE primitive by writing a 0 to the ETCS field. This value is passed from the microcode set as:

#define EPPE\_ENTRYTABLE\_TYPE ( 0 )

- b. Write the EPPE function number to the Channel Function Select (CFS) field. The following definition is provided:

#define EPPE\_FUNCTION\_NUM ( x )

where 'x' value depends on the microcode set.

- c. Write the EPPE channel's parameter base address to the CPBA field.

17. Configure the SIU so the pins are configured as inputs to the eTPU. This includes the TCRCLK pin when in angle mode or edge count mode.

18. If using edge count mode, perform the following steps.

In a single write to ETPUTBCR:

- a. Set the angle mode bit (AM), enabling the angle hardware.
- b. Ensure that hardware's control of TCR2 is disabled by writing %111 to the TCR2CTL field.

19. Initialize HSR: Issue an **Initialize** Host Service Request by writing (%101) to the HSR field in the ETPUCxHSRR register. The following definition is provided.

#define EPPE\_HSR\_INIT ( 5 )

20. Enable the channel by assigning a priority to the CPR field of the ETPUCxCR register. High priority (%11) is recommended.

21. If using angle mode, **wait until the completion of the initialization HSR** before enabling the angle mode hardware and TCR2, as described in the following steps.

In a single write to ETPUTBCR:

- a. Set the angle mode bit (AM), enabling the angle hardware.
- b. Initialize TCR2CTL field with the critical edge by writing either %001 for rising edges or %010 for falling edges.

**NOTE:** The correct critical edge must be selected for both TCR2CTL field in the ETPUTBCR register AND the flag *Crit\_Edge\_Rising*.

## 4.2 Shutdown

This function can be disabled by simply issuing a **Shutdown** Host Service Request (%111), waiting for the HSR bits to clear, and setting the Priority level to Disabled (%00).

## 4.3 Reinitializing EPPE

### 4.3.1 Angle Mode

If the application desires to shutdown and reinitialize EPPE while in angle mode, care must be taken to keep TCR2 synchronized with *Crit\_Edge\_Count*.

1. Ensure the port logic (in the SIU) has Channel 0 configured such that the eTPU does not have any signal being brought in through TCRCLK (i.e. change SIU so the channel 0 pin is a discrete I/O). This step is important since while angle mode is disabled (AM=0) and after the channel is initialized, input edges from channel 0 are passed to EPPE instead of the input on TCRCLK when AM = 1. If channel 0 is not modified via the SIU, EPPE would increment *Crit\_Edge\_Count*, but the angle hardware would not be incrementing TCR2.
2. In a single write to ETPUTBCR:
  - a. Disable TCR2 by writing %111 to the TCR2CTL field.
  - b. Clear the angle mode bit (AM), disabling the angle hardware.
3. Issue a **Shutdown** Host Service Request (%111), waiting for the HSR bits to clear, and setting the Priority level to Disabled (%00).
4. Issue an **Initialization** Host Service Request (%101), waiting for the HSR bits to clear.
5. In a single write to ETPUTBCR:
  - a. Set the angle mode bit (AM), enabling the angle hardware.
  - b. Initialize TCR2CTL field with the critical edge by writing either %001 for rising edges or %010 for falling edges.

### 4.3.2 Time or Edge Count Modes

To reinitialize the EPPE primitive when using either time or edge count modes, simply:

1. Issue a **Shutdown** Host Service Request (%111), waiting for the HSR bits to clear, and setting the Priority level to Disabled (%00).
2. Issue an **Initialization** Host Service Request (%101), waiting for the HSR bits to clear.

#### 4.4 Switching from EPPE to Another Function

If the CPU wishes to switch from the EPPE function to another function, the CPU needs to follow the directions given above to Shutdown EPPE and then continue with the directions for initialization for the new function.

#### 4.5 Switching from Another Function to EPPE

Contrary to the TPU primitives, all eTPU primitives contain a **Shutdown** HSR. To change the channel's function to EPPE, the host CPU must follow shutdown procedure described about in **Section 4.2** and then initialize the EPPE function by following the steps outlined in **Section 4.1**.

#### 4.6 Global Exception

Under certain error conditions, the EPPE primitive issues a global exception to the host and writes its channel number to the global variable ***Cause\_Of\_Exception***. Below are the conditions that cause EPPE to generate a global exception:

1. An HSR is issued to the EPPE primitive that has not been defined.
2. A link has been issued to the EPPE primitive (links are not supported by EPPE).
3. HW error allows servicing of an EPPE input transition, when the ***Min\_Period*** match has not been satisfied.

## 4.7 Example

The following picture is intended to explain how some of the EPPE parameters interact. It shows the gap with 2 “synthetic” edges created by the ETPU (*Gap\_Size* = 2).

Engine Speed Sensor (58X)		↓	↓	↓	↓	↓	⋮	⋮	↓	↓
<i>Real_Edge_Time</i>		500	2116	3684	5332	6868			11636	13236
<i>Real_Edge_Cnt</i>		56	57	58	59	60			61	62
<i>Real_Period</i>		???	1616	1568	1648	1536			4768	1600
<i>Real_Edge_Time_NF</i>		490	2106	3674	5312	6848			11616	13226
<i>Crit_Edge_Time</i>		500	2116	3684	5332	6868	8407	9945	11636	13236
<i>Crit_Edge_Cnt</i>		78	79	80	81	82	83	84	85	86
<i>Period</i>		???	1616	1568	1648	1536				1600
<i>Two_Pulses</i> (flag0)	T									
<i>Over_Two_Pulses</i>	T									
<i>Remaining_Synth_Teeth</i>	0					2	1	0		
<i>Real_Prev_Period</i>		???	???	1616	1568	1648			1536	4768
<i>Prev_1_X_Cnt</i>									85	
<i>Prev_Y_1_Cnt</i>										86
<i>Fmult_1_X</i> (80)										
<i>Fmult_Y_1</i> (80)										
<i>Fmult_Percent</i> (80)										
<i>Filter Delay</i>		(10)			(20)					(10)
<i>Gap_Size</i> (2)										
<i>Gap_Count</i> (82)										
<i>Gap_Detected_Count</i>										86
<i>IRQ_Count_1</i> (79)			32847							
<i>IRQ_Count_2</i> (83)							32851			
<i>IRQ_Count_3</i> (90)										
<i>IRQ_Count_4</i> (120)										
<i>IRQ_Edge_Time_1</i>			2116							
<i>IRQ_Edge_Time_2</i>							8407			
<i>IRQ_Edge_Time_3</i>										
<i>IRQ_Edge_Time_4</i>										
<b>IRQ</b>			<b>Y</b>				<b>Y</b>			<b>Y</b>
			IRQ_Count_1				IRQ_Count_2			Gap_Count

**Figure 4 – Example Interaction of Parameters  
when in Normal mode (not Backup)**

## 4.8 Features

### 4.8.1 Engine Stalls

In the past, the host software detected an engine stall condition and would potentially re-initialize the engine position primitive. If EPPE is re-initialized and it is operating in angle mode, TCR2 becomes inconsistent with *Crit\_Edge\_Count*. See **Section 4.8.3.3** for details.

### 4.8.2 Engine Position Information

Other applications (such as spark) use the engine position information provided by the EPPE algorithm (ie, period, edge time, and edge count). The TPU-based engine position primitive maintained two copies of this information in fine and coarse resolutions. The eTPU has 24 bit timers. It is assumed that all range and resolution combinations can be met with this one 24-bit timer. This design frees up the second timer channel (TCR2) for angle or edge time information (see **Section 4.8.3**).

### 4.8.3 Options for TCR2

There are three modes supported for the second eTPU time base called TCR2: time mode, edge count mode and angle mode.

#### 4.8.3.1 Edge Count Mode

Edge count mode is similar to angle mode, but the EPPE primitive is driving TCR2 without hardware intervention. On every edge, whether real or synthetic, the EPPE writes the edge count shifted left 8, to the TCR2 register. The lower byte of TCR2 is always 0xFF.

$$TCR2 = ( ( Crit\_Edge\_Count \ll 8 ) \text{ OR } 0xFF )$$

#### 4.8.3.2 Time Mode (TCR2 NOT driven by EPPE)

In time mode, the EPPE primitive is not involved in driving TCR2. TCR2 is derived from a separate eTPU via the STAC bus.

#### 4.8.3.3 Angle Mode


When angle mode is selected, the eTPU HW controls TCR2 in a digital PLL mode that is relative to the speed of the engine. The lower 8 bits of TCR2 (called angle ticks) are incremented at a rate of (last period / 256). The most significant 16 bits of TCR2 track *Crit\_Edge\_Count*. TCR2 runs from 0 to  $2^{24}$  and then wraps to 0.

If the engine decelerates, the angle hardware completes generating the 255 angle ticks and halts while waiting for the next edge. When the edge arrives, the hardware continues to generate angle ticks.

When the engine accelerates, the edge occurs before the angle ticks have completed. In this case, the angle hardware generates the angle ticks at a rate of (system clock / 8) until all angle ticks have been generated. This mode is referred to as bursting.

For more details on the angle hardware, refer to Section 4.7 - "EAC-ETPU Angle Counter" - in Freescale's eTPU Block Guide.





**Figure 5: Initialization of TCR2 in Angle Mode**

### Preventing Errors in TCR2:

Care is taken by the EPPE primitive to keep TCR2 consistent with *Crit\_Edge\_Count*. The first step to keep TCR2 consistent with *Crit\_Edge\_Count* is to get it started correctly. **Figure 5** illustrates the steps to initialize TCR2 when in angle mode so that it starts up synchronized with *Crit\_Edge\_Count*. See **Section 4.1** for details on the general initialization sequence.

When EPPE is initialized, the angle hardware is disabled (AM bit in ETPUTBCR register = 0) so any edges coming in on TCRCLK pin are ignored. At initialization, EPPE sets up the angle clock tick rate in the trr (the Tick Rate Register) to be its highest possible. When the host does enable the angle hardware and sets the TCR2CTL register appropriately, the angle hardware ticks at this high rate and then halts waiting for an edge.

When the first edge is processed, a valid period is not available. The tick rate is left in its highest possible rate. The angle hardware ticks at this high rate and then halts waiting for the second edge.

When the second edge arrives, the angle hardware starts ticking again at the highest rate. When EPPE processes the edge and calculates a valid period, the tick rate is changed to be appropriate for this valid period. The angle ticks slow down to this more accurate speed. However (assuming steady state), since many of the angle ticks occurred while at high speed, the ticks complete before the third edge arrives and the angle hardware halts awaiting the third tooth.

#### **Monitoring Errors in TCR2:**

On the third and subsequent critical edges, EPPE monitors TCR2 and compares it to *Crit\_Edge\_Count*. If an error is detected, and TCR2 is not bursting, *TCR2\_Error\_Count* is incremented. An error is determined to be when:

$$\begin{aligned} & \text{TCR2} < \text{Crit\_Edge\_Count} - 1 \\ & \text{OR} \\ & \text{TCR2} > \text{Crit\_Edge\_Count} + 64 \text{ (or 25\% of expected period)} \end{aligned}$$

#### **Resynchronizing TCR2:**

TCR2 is then modified in an attempt to restore synchronization with Crit\_EdgeCount. To correct TCR2, the number of angle ticks that are expected by this time is calculated:

$$\text{expected\_ticks} = (\text{current time} - \text{time of actual edge}) / \text{time between angle ticks}$$

TCR2 is then updated with the value:

$$\text{TCR2} = [ \text{Crit\_Edge\_Count} * \text{TICKS\_PER\_TEETH (256)} ] \text{ OR expected\_ticks}$$

Note some error in this calculation is expected.

#### **Controlling TCR2 Roll-Over:**

As a further means of keeping TCR2 synchronized with *Crit\_Edge\_Count*, the hardware is used to reset TCR2 when it is expected to roll-over to 0x0000. When tooth 0xFFFF is processed, a bit called LAST in the TPR register (Tooth Program Register) is set by the primitive. When this bit is set, the hardware forces TCR2 = 0x0000 on the next tooth event.

### **4.8.4 Gap Detection Algorithms**

#### **4.8.4.1 Percent Period Method :**


The eTPU performs Gap Detection on every EPP edge received. If *Gap\_Detect\_Method* = 0 (Percent Period Gap Detection) is selected, then Gap evaluation is as follows:

$$N^{-1} > (N + N^{-1} + N^{-2}) * \text{Fmult\_Percent}$$

If evaluation is true, the value of *Crit\_Edge\_Count* is stored into *Gap\_Detected\_Count*.  
See Figure 6.

An interrupt will be provided to the Host on every Gap detection. If the Gap detect interrupt is NOT desired by the Host, it can be disabled via *IRQ\_Enable\_Mask*.

**NOTE:** The edge count contained in *Gap\_Detected\_Count* will actually be (*Gap\_Size* + 2) greater than EPPE edge that preceded the actual Gap.



**Figure 6 – Percent Period Gap Detection**

$$F_{mult\_Percent} = 0.5$$

$$\begin{aligned} \text{Period N} &= (\text{current edge time} - \text{Crit\_Edge\_Time}) \\ &= (060000 - 055000) \\ &= 5000 \\ \text{Period N}^{-1} &= \text{Real\_Period} \\ &= (055000 - 040000) \\ &= 15000 \\ \text{Period N}^{-2} &= \text{Real\_Prev\_Period} \\ &= (040000 - 035000) \\ &= 5000 \end{aligned}$$

Gap detected if:  $N^{-1} > (N + N^{-1} + N^{-2}) * Fmult\_Percent$

15000 >	(5000 + 15000 + 5000) * 0.5
15000 >	25000 * 0.5
15000 >	12500

**Gap\_Detected\_Count** = 16

**Gap\_Detected\_flag** set in **IRQ\_Requests**

Interrupt generated to host CPU

**Note:** Actual Gap occurred following edge at: (**Gap\_Detected\_Count** – 4) or (16 – 4) = 12

#### 4.8.4.2 Threshold Method ( 1\_X / Y\_1 )

##### 4.8.4.2.1 Prev\_1\_X\_Cnt

The eTPU performs Gap Detection on every EPP edge received. If **Gap\_Detect\_Method** = 1 (1\_X\_\_Y\_1) is selected, then Gap evaluation is as follows:

$$N * Fmult\_1\_X > N^{-1}.$$

If evaluation is true, the value of **Crit\_Edge\_Count** is stored into **Prev\_1\_X\_Cnt**.  
**See Figure 7.**


##### 4.8.4.2.2 Prev\_Y\_1\_Cnt

The eTPU performs Gap Detection on every EPP edge received. If **Gap\_Detect\_Method** = 1 (1\_X\_\_Y\_1) is selected, then Gap evaluation is as follows:

$$N^{-1} * Fmult\_Y\_1 > N.$$

If evaluation is true, the value of **Crit\_Edge\_Count** is stored into **Prev\_Y\_1\_Count**.  
**See Figure 7.**

An interrupt will be provided to the Host on every Gap detection. If the Gap detect interrupt is NOT desired by the Host, it can be disabled via **IRQ\_Enable\_Mask**.



**Figure 7 – Threshold (1-X, Y-1) Gap Detection**

$$Fmult\_I\_X = 0.5$$

$$Fmult\_Y\_I = 0.5$$

$$period^{-1} = Real\_Prev\_Period$$

Gap evaluation is:  $N * Fmult\_I\_X > N^{-1}$ .

**1-X Gap test:**  $(current\ period * Fmult\_I\_X) > period^{-1}$   
 $(055000 - 040000) * 0.5 > (040000 - 035000)$   
 $015000 * 0.5 > 05000$   
 $7500 > 5000$

$$Prev\_I\_X\_Count = 15$$

Gap evaluation is:  $N^{-1} * Fmult\_Y\_I > N$ .

**Y-1 Gap test:**  $(period^{-1} * Fmult\_Y\_I) > current\ period$   
 $(055000 - 040000) * Fmult\_Y\_I > (060000 - 055000)$   
 $1500 * 0.5 > 500$   
 $7500 > 5000$

$$Prev\_Y\_I\_Count = 16$$


**Gap\_Detected** flag set in **IRQ\_Requests**

Interrupt generated to host CPU

#### 4.8.4.3 Low Speed Gap Detection Delay

To disable gap detection at very low engine speeds, the user should set (1) the *LS\_Gap\_Detect\_Disable* bit. When the engine speed is high enough to permit reliable gap detection, the user should clear (0) the *LS\_Gap\_Detect\_Disable* bit. When this occurs, the eTPU will delay gap detection for one more crank pulse to ensure legitimate gap detection. This will be done regardless of the gap detection method (ie, Percent Period or Threshold). See **Figure 8**.

If this delay in gap detection at low engine speeds is not desired, then the user should disable gap detection by clearing the *Gap\_Detect\_Enabled* bit instead.



**Figure 8 - Low Speed Gap Detection Delay**

#### 4.8.5 Input Signal Filtering

##### 4.8.5.1 Recording the Non-Filtered Critical Edge Time

On every critical edge, EPPE calculates the time *Crit\_Edge\_Time\_NF*. This variable represents the time of the actual edge event, before being filtered by the hardware. The host CPU is responsible for writing the total filter delay into the variable *Filter\_Delay*. EPPE simply subtracts this value from *Crit\_Edge\_Time* to produce *Crit\_Edge\_Time\_NF*.

$$Crit\_Edge\_Time\_NF = Crit\_Edge\_Time - Filter\_Delay$$

##### 4.8.5.2 Filtering with *Min\_Period*

There are two options for additional filtering beyond the digital filtering that is provided for all eTPU channels. Both options are based on the value written to *Min\_Period*.

- When *Min\_Period\_Method* = HW\_MIN\_PERIOD (1), the hardware in the eTPU is used to filter out any edge that occurs before *Min\_Period* time since the previous edge.
- When *Min\_Period\_Method* = SW\_MIN\_PERIOD (0), the software provides the additional filtering by processing each critical edge event. If an edge occurs before *Min\_Period* time since the previous edge, that edge is rejected. The flag *Edge\_Rejected* is set in *IRQ\_Requests*. If this interrupt source is enabled via *IRQ\_Enable\_Mask*, the EPPE channel causes an interrupt to the host indicating an edge was rejected.

**NOTE:** When using angle mode, it is strongly recommended to set **Min\_Period\_Method** = HW\_MIN\_PERIOD so the hardware can not only filter “noise” pulses from the edge processing, but also prevent TCR2 from incrementing due to the rejected edge. Keep in mind an “edge rejected” interrupt cannot be instigated when using HW\_MIN\_PERIOD feature.

**NOTE:** When in backup mode, **Min\_Period\_Method** must be set to SW\_MIN\_PERIOD, even if TCR2 is in Angle Mode. See **Section 4.9.1** for details.

#### 4.8.6 IRQ\_Edge\_Count\_x

When the host CPU requires edge data for specific edges, the **IRQ\_Edge\_Count\_x** variables can be used. The eTPU performs a “greater than or equal to” comparison of **Crit\_Edge\_Count** with **IRQ\_Edge\_Count\_x** at every edge event. For example, if the CPU provides an **IRQ\_Edge\_Count\_x** of 91 when **Crit\_Edge\_Count** is 92, the eTPU will buffer **Array\_Edge\_Time[X]** stored in the **Crit\_Edge\_Array** corresponding to an edge count of 91 into **IRQ\_Edge\_Time\_x**. The eTPU will set **IRQ\_Edge\_Count\_x** = (**Crit\_Edge\_Count** + 0x8000) to prevent further events.

The CPU can determine which edge sent an interrupt by subtracting 0x8000 from **IRQ\_Edge\_Count\_x**.

If the host CPU has requested an interrupt for this event, indicated by the flag **IRQ\_Count\_x** in **IRQ\_Enable\_Mask**, the flag **IRQ\_Count\_x** is set in **IRQ\_Requests** and an interrupt to the host is generated.

The comparison between **IRQ\_Edge\_Count\_x** and **Crit\_Edge\_Count** is also performed whenever an **Update** HSR (%010) is issued.

**NOTE:** It is up to the user to avoid writing to **IRQ\_Edge\_Count\_x** at the same time the eTPU is attempting to update it!

#### 4.8.7 Linking to other Channels

It is the host CPU’s responsibility to determine if any other eTPU channels require a link whenever an engine position edge is processed. A link is a method for communicating with other eTPU channels. For this primitive, it is a way to tell other channels that fresh input data is available. A link is much like an IRQ to another channel. Requested link(s) will be generated on **every** tooth (including “synthetic” teeth).

Two methods are provided for linking to other channels. The first method is similar to that in TPU primitives. **Start\_X** indicates the first channel to link to while **Count\_X** indicates how many channels to link to. It is important to note however, the format of the channel number written to **Start\_X** is different than the TPU implementation. **Start\_X** must also

indicate which eTPU module requires the link. The required format is detailed in “Link Engine Selection” table below.

Bit #:	7	6	5	4	3	2	1	0
	Engine Selection		0 <sup>1</sup>	Channel Number				

1: Bit 5 is reserved and must be written to 0.

Engine Selection	Description
00	This Engine
01	Engine 1
10	Engine 2
11	The Other Engine

**Table 4: Link Engine Selection**

**Note:** The user must ensure that the combination of **Start\_X** and **Count\_X** does not exceed the number of available eTPU channels.

To disable this link method, simply write 0x00 to both **Count\_1** and **Count\_2** parameters.

The second link method uses an array of channel numbers. The host writes the channel numbers (along with the eTPU engine, as described above) in the array **EPPE\_Link\_Array**. The end of the list is indicated by a 0x00 entry. A pointer to the array is written to the channel relative variable **Link\_Pointer**. If this linking feature is not required, simply write 0x000000 to **Link\_Pointer**

**Note:** Links to EPPE are not supported. If a link occurs, the EPPE channel number is written to the global variable **Cause\_Of\_Exception** and a global exception is forced.

#### 4.8.8 Interrupt Sources

EPPE contains six conditions that can cause an interrupt. Since all interrupt causes generate the same HW interrupt from the EPPE channel to the host CPU, the following variables are added so the host CPU can determine via SW the source of the interrupt. The following bits represent the interrupt sources in each of the following variables:

Bit 31: **Edge\_Rejected**

Bit 30: **Gap\_Detected**

Bit 29: **IRQ\_Count\_1**



Bit 28: ***IRQ\_Count\_2***  
Bit 27: ***IRQ\_Count\_3***  
Bit 26: ***IRQ\_Count\_4***  
Bit 25: ***Change\_Dir***  
Bit 24: (not used)

The variable ***IRQ\_Enable\_Mask*** determines which interrupt sources are enabled.

1 = Enabled (will cause interrupt)

0 = Disabled (will not cause interrupt)

If EPPE determines an interrupt condition is met, and the interrupt source is enabled in ***IRQ\_Enable\_Mask***, it sets the corresponding bit in ***IRQ\_Requests*** and causes the HW Interrupt. The host CPU can then interrogate ***IRQ\_Requests*** to determine the cause(s) of the interrupt.

1 = Interrupt pending

0 = No interrupt pending

Note: ***IRQ\_Requests*** may set multiple bits on one edge event.

Note: ***IRQ\_Requests*** may also contain active interrupt indications from past edge events that are not yet cleared by the host.

Note: The host must be sure to handle the case where an interrupt is sent when ***IRQ\_Requests*** = 0. This situation can occur if ***IRQ\_Requests*** is read just before the interrupt is sent and the interrupt sources are then processed. When the interrupt is then processed, ***IRQ\_Requests*** could already have been cleared.

Note: If an interrupt is issued to the host and the host does not clear the corresponding bit in ***IRQ\_Requests*** before EPPE executes again (either because of an edge or an **Update** HSR) the interrupt is issued again.

Once the host CPU has processed an interrupt, along with clearing the HW interrupt from the EPPE channel, it needs to clear the pending interrupt source(s) from within EPPE. Refer to **Section 4.8.8.1** for the steps required in clearing these interrupt sources.

#### 4.8.8.1 Clearing Interrupts from EPPE

To clear the interrupt sources in EPPE the host needs to:

1. Disable interrupts.
2. Suppress the EPPE channel from being serviced by setting its priority to 0.

3. Check if the EPPE channel is currently active by reading the appropriate bit in the ETPU Channel Service Status Register (ETPUCSSR). The host must delay until the EPPE channel is not active.
4. Read *IRQ\_Requests* and save as a local copy.

**NOTE:** Temporary data is stored in *IRQ\_Requests* during the processing of a thread. Host must only read this variable when EPPE has been disabled.

5. Clear the appropriate bit for the interrupt source(s) in *IRQ\_Requests*.
6. Re-enable the EPPE channel by restoring its priority level.
7. Enable interrupts.

#### 4.8.9 Update HSR (%010)

The host CPU can issue an **Update** HSR whenever new *IRQ\_Edge\_Count\_x* information is available.

When the EPPE receives an **Update** HSR, it performs the following steps:

1. Handles any synthetic or real edge that may be pending.
2. Performs each *IRQ\_Edge\_Count\_x* comparison.
3. Interrupts the host if any new interrupt sources are determined.

**NOTE:** In bi-directional crank mode, the eTPU updates certain parameters on the **non-critical** crank edge. Therefore, if an **Update** HSR is issued and an interrupt received back from the eTPU **during** the bi-directional crank pulse, these parameters will not have been updated yet for the current tooth! (See **Section 4.10.**)

#### 4.8.10 Cam History

The Cam channel input, defined by Global variable *Cam\_Chan\_Number*, is sampled every EPP edge. The state of the Cam channel input is then saved in the variable *Cam\_History*, where Bit 0 is the current Cam status and Bit 31 is the state of the Cam input 31 EPP edges previously.

#### 4.8.11 Tachometer Output

The EPPE algorithm is capable of generating a tachometer output on another eTPU channel selected by the user. The tachometer channel is selected by the global *Tach\_Chan\_Number*, which may be set to 0x1 - 0xF. **If Tach\_Chan\_Number is set to 0x0, the tachometer feature will be disabled.**

The first transition of the tachometer signal will occur *Tach\_Cnt* EPP pulses after start-up. It is up to the user to write this initial value of *Tach\_Cnt*. After the first transition, the output signal will transition as determined by the values of *Tach\_High* and *Tach\_Low*.

If the host CPU needs the current state of the Tachometer output, it can read the pin state directly from the host and does not need to make a request to the eTPU.

**NOTE:** The tachometer output may be inaccurate when in backup mode (the matches representing the critical edge inputs made-up during the Request\_HSR do not all process the tachometer output).

#### 4.8.12 DMA

The EPPE primitive is designed to issue a trigger to the DMA once it completes the processing of each critical edge. A trigger is NOT generated for any rejected edges.

**CAUTION:** If acceleration occurs in the gap and the real edge arrives before all the synthetic teeth have been processed, a DMA trigger is never issued for these made-up teeth.

When in backup mode, the DMA trigger is issued for every real tooth edge that is processed, not the backup matches. With this implementation, the host can set up the DMA to buffer each *Real\_Edge\_Time* so it can perform its own gap analysis while in backup.

### 4.9 Backup Mode

When the crank input signal is faulty, information from the cam input can be used instead to provide enough engine position information to enable the system to “limp-home”. The host uses the expected relationship between the CAM input and crank input to specify how many crank edges would normally occur before the next cam edge. The host also uses the period between the CAM edges to calculate the expected period of the crank. These two pieces of information are passed to the EPPE primitive when in backup mode.

The information is used by EPPE to create backup matches where the host expected the crank transitions to occur. These matches are processed as if they were real crank inputs. When in backup, EPPE continues to manage TCR2 (when in angle mode or edge count mode) so the expected crank events (or backup matches) are filtered through the system to the other primitives.

Some systems are required to monitor the actual crank input even when in backup mode. If the crank input returns to a healthy state, EPPE can be transitioned back to normal mode by using the **Exit\_Backup** HSR.

Thus when EPPE is in backup mode, it must process both the real crank input transitions along with the backup matches. **Table 5** lists the features available in EPPE and which are associated with the actual crank input when in backup mode and which are processed by the backup match.

Feature	Actual Crank Input	Backup Match
<i>Crit_Edge_Time</i> , <i>Crit_Edge_Count</i> and <i>Period</i>		X
<i>Crit_Edge_Array</i>		X
<i>IRQ_Edge_Count_x</i> & <i>IRQ_Edge_Time_x</i>		X

Feature	Actual Crank Input	Backup Match
Tachometer		X
Links		X
<i>Real_Edge_Time</i> , <i>Real_Edge_Count</i> , <i>Real_Period</i> , <i>Real_Prev_Period</i> , <i>Real_Edge_Time_NF</i>	X	
<i>Min_Period</i> (must be set to SW_MIN_PERIOD)	X	
Gap analysis	X	
<i>Cam_History</i>	X	
DMA trigger	X	
<i>Gap_Count</i>	Not analyzed in backup mode (gap is not filled in when in backup mode)	
Timeout between Critical Edges <sup>1</sup>	Disabled when in backup mode	

<sup>1</sup> Resets *Period*, *Real\_Period* and *Real\_Prev\_Period* to 0xFFFFFFFF if the time between critical edges exceeds the range of the timers.


**Table 5: Mapping of EPPE Features to Real Edges or Backup Edges when in Backup Mode**

**Note:** When in backup mode, the *Min\_Period* filtering method must be set to **SW\_MIN\_PERIOD**, even if operating in angle mode. This setup is required or the backup match can cancel the min period match and block the processing of any future edges!


**Figure 9** illustrates the relationship between the expected crank signal, the CAM input, and the backup matches along with the **Request\_Backup** HSRs. Shown is the case where there is a slight delay before the second **Request\_Backup** HSR is issued. TCR2 holds with 0xFF in its lower byte awaiting the next backup match. When the **Request\_Backup** HSR does arrive, the next backup match is set up. In this case, the match is in the past and occurs immediately. The match logic starts TCR2 counting again. It also sets up the next backup match to occur at time (requested time of the 1<sup>st</sup> backup edge + *Period*).

**Figure 9** illustrates the case where an acceleration caused the CAM edge to occur earlier than predicted. The **Request\_Backup** HSR is issued before all the backup edges from the previous **Request\_Backup** HSR have completed. When the HSR is processed, these backup matches are “made up” by recording the current time in the *Crit\_Edge\_Array* for each made-up edge. *Crit\_Edge\_Count* and the upper byte of TCR2 are also incremented by the number of made-up edges.

**CAUTION:** It is not recommended to use the edge times in ***Crit\_Edge\_Array*** to calculate the period between two contiguous events. The time between a made-up backup edge and the previous backup edge may be misleadingly small. Also be aware that the period between two made-up edges may be 0. The array can be easily used however to calculate the average period between backup matches.



**Figure 9: Overview of Backup Mode**



**Figure 10: Acceleration in Backup Mode**

#### 4.9.1 Request\_Backup\_HSR

To enter Cam backup mode:

1. Disable the EPPE channel by assigning a priority of 0 (%00) to the CPR field of the ETPUCxCR register and wait until EPPE completes processing.
2. Make sure channel 0 is routed to the eTPU in the SIU.

3. In a single write to the ETPUTBCR register:
  - a. **TCR2CTL** = %111 so EPPE inputs are no longer routed to the angle hardware in the eTPU, allowing EPPE to manually control TCR2. Inputs are instead routed to the Channel 0 hardware so the edges can still be serviced.
  - b. **AM** = %1 to ensure the angle mode hardware in the eTPU is enabled.
4. Set **Min\_Period\_Method** = SW\_MIN\_PERIOD (so the match used for this feature does not interfere with the backup matches).
5. If interrupts from a rejected pulse are not desired, disable them via the **Edge\_Rejected** flag in **IRQ\_Enable\_Mask**.
6. Set **EPPE\_In\_Backup** (FM1) = EPPE\_CAM\_BACKUP\_MODE (1)
7. Set **Bkups\_Left** = 0 (only on initial **Request\_Backup** HSR).
8. Write the absolute time of the first backup edge to **Bkup\_1<sup>st</sup>\_Edge\_Time**.
9. Write the requested period between backup matches to **Period**.
10. Write the total number of desired backup matches from this **Request\_Backup** HSR to the next HSR in **Bkups\_Between\_Cams**.
11. Issue **Request\_Backup** HSR (%100)
12. Enable the EPPE channel by assigning a non-zero priority to the CPR field of the ETPUCxCR register.

Subsequent Request\_Backup\_HSRs need to:

1. Write the absolute time of the first backup edge to **Bkup\_1<sup>st</sup>\_Edge\_Time**.
2. Write the requested period between backup matches to **Period**.
3. Write the total number of desired backup matches from this **Request\_Backup** HSR to the next HSR in **Bkups\_Between\_Cams**.
4. Issue **Request\_Backup** HSR (%100)

EPPE responds to the **Request\_Backup** HSR by executing the following steps:

1. Set up the **Min\_Period** match to occur immediately so it does not interfere with the backup match.
2. Read the new Period information and writes to the eTPU angle hardware tick rate register (TRR) so the frequency of the microticks is adjusted as soon as possible.
3. Set up the first backup match since the HSR for the absolute time provided in **Bkup\_1<sup>st</sup>\_Edge\_Time**.
4. If any backup matches did not complete from the last **Request\_Backup** HSR, they are made up by:
  - a. Capturing current time into each array element corresponding to a made-up match.
  - b. Capturing current time in **Crit\_Edge\_Time**.
  - c. Incrementing **Crit\_Edge\_Count** by the number of made-up matches (value in **Bkups\_Left**).



- d. Incrementing TCR2 by the number of made-up matches \* number of microticks per tooth.
5. Snap-shot *Bkups\_Between\_Cams* into the local variable *Bkups\_Left*.

#### 4.9.2 Exit\_Backup HSR

To exit Cam backup mode:

1. Disable the EPPE channel and wait until EPPE completes processing.
2. If TCR2\_Options = TIME\_MODE or EDGE\_COUNT then the ETPUTBCR register does not need to change. If TCR2\_Options = ANGLE\_MODE then:
  - a. Make sure TCRCLK is routed to the eTPU in the SIU.
  - b. In a single write to ETPUTBCR:
    - ii. Set the angle mode bit (AM), enabling the angle hardware.
    - iii. Initialize TCR2CTL field with the critical edge by writing either %001 for rising edges or %010 for falling edges.
3. *Min\_Period\_Method* can be set to either SW\_MIN\_PERIOD or HW\_MIN\_PERIOD.
4. Set *EPPE\_In\_Backup* (FM1) = EPPE\_CAM\_NORMAL\_MODE (0)
5. Set *Bkups\_Left* = 0.
6. Write *Real\_Edge\_Time* to *Crit\_Edge\_Time* so when the next edge is processed, *Period* is calculated relative to the last real edge and not the last backup edge. This step is important since *Period* is used to calculate the rate of the microticks.
7. Adjust the edge times stored in the *Crit\_Edge\_Array* to prevent a disconnect between the data collected from the backup match and the data from the real edge.
8. While in backup, EPPE performs gap analysis and reports the location of the gap in terms of *Real\_Edge\_Count*. Before exiting backup, translate the location of the gap from *Real\_Edge\_Counts* to *Crit\_Edge\_Counts* and write to *Gap\_Count*.
9. Issue **Exit\_Backup** HSR (%011)
10. Enable the EPPE channel.

EPPE responds to an **Exit\_Backup** HSR by executing the following step:

1. Set up the timeout match to occur max time from the last real input edge.

#### 4.10 Bi-directional Crank

The EPPE algorithm has the capability to detect reverse crank pulses when a bi-directional crank sensor is employed. There are two mode bits associated with bi-directional crank operation (*Reverse\_Detect\_Enable*, *Reverse\_Process\_Enable*), four counters (*Accum\_Edges*, *Accum\_Reverse\_Edges*, *Chg\_Dir\_Count*, *Abs\_Edge\_Count*), and two flags in each array entry (*Dir\_Reverse* [X], *Dir\_Unknown* [X]).

**Reverse\_Detect\_Enable** is set (1) when the engine speed is below a user-defined threshold (typically about 2000 RPM) and enables reverse crank pulse detection.

**Reverse\_Process\_Enable** is set (1) when the engine speed is below a calibratable threshold (lower than the **Reverse\_Detect\_Enable** threshold, typically about 500 RPM) and enables reverse crank pulse processing.

**Accum\_Edges** is a free-running counter that is incremented on every forward crank pulse and decremented on every genuine reverse crank pulse.

**Accum\_Reverse\_Edges** is an up-counter (limited to a maximum value of 0xFFFF) that is incremented on every reverse crank pulse detected (genuine or otherwise).


**Chg\_Dir\_Count** is incremented whenever it is determined that the crankshaft has changed directions. Whenever **Chg\_Dir\_Count** is incremented, an interrupt will be generated to the host CPU (if enabled via **IRQ\_Enable\_Mask**) and indicated with bit **Change\_Dir** in **IRQ\_Requests**.

**Abs\_Edge\_Count** counts from 0 to 119, where 1 and 61 each represent the first tooth after a gap. **Abs\_Edge\_Count** is incremented on forward crank pulses and decremented on genuine reverse crank pulses, being adjusted automatically for gaps in both directions. The value of **Abs\_Edge\_Count** must be synchronized by the CPU before entering reverse crank processing mode (see below); once this mode is entered, the EPPE algorithm will maintain **Abs\_Edge\_Count** without any input from the CPU.

When **Reverse\_Process\_Enable** = 1, **Dir\_Unknown [X]** indicates whether or not a valid direction has been determined for a given array entry; **Dir\_Reverse [X]** indicates what the actual direction is for the same array entry, and may only be considered to be valid when **Dir\_Unknown [X]** = 0. When **Reverse\_Process\_Enable** = 0, both **Dir\_Unknown [X]** and **Dir\_Reverse [X]** are always cleared (0).

In uni-directional crank mode (**Reverse\_Detect\_Enable** = 0, **Reverse\_Process\_Enable** = 0), only critical edges are captured by the eTPU and the crank is assumed to be moving in a forward direction. **Accum\_Edges** and **Abs\_Edge\_Count** are incremented on every critical edge, while **Accum\_Reverse\_Edges** and **Chg\_Dir\_Count** are not updated. (Note that **Abs\_Edge\_Count** is automatically adjusted for a gap when count 58 or count 118 is reached.) In this mode, all interrupts from the eTPU to the host CPU are issued on the critical edge. See Figure 11.


(All values are in decimal)



**Figure 11: Uni-Directional Crank Mode**

In reverse crank detection mode (*Reverse\_Detect\_Enable* = 1, *Reverse\_Process\_Enable* = 0), on each non-critical edge, the time since the last critical edge is calculated and stored as *Dir\_Crank\_PW* and the direction of the crank pulse is determined. (On the following critical edge, the value of *Dir\_Crank\_PW* is transferred to *Buf\_Dir\_Crank\_PW*.) If *Dir\_Crank\_PW* is less than *Dir\_PW\_Threshold*, the eTPU will interpret this as a forward crank pulse. If *Dir\_Crank\_PW* is greater than or equal to *Dir\_PW\_Threshold*, the eTPU will interpret this as a reverse crank pulse.

In this mode, it is assumed that the crank is moving forwards even when a reverse crank pulse is seen and that a faulty crank sensor is responsible for the reverse crank pulse. Therefore, all the counters are updated (or not updated) as in uni-directional crank mode with the exception of *Accum\_Reverse\_Edges*, which is incremented on the non-critical edge of every reverse pulse that is detected. In this mode, all interrupts from the eTPU to the host CPU continue to be issued on the critical edge. See **Figure 12**.



**Figure 12 – Reverse Crank Detection Mode**

In reverse crank processing mode (*Reverse\_Detect\_Enable* = 1, *Reverse\_Process\_Enable* = 1), whenever a reverse crank pulse is detected, the eTPU assumes that the crankshaft is, in fact, moving backwards. In this mode, *Accum\_Edges*, *Accum\_Reverse\_Edges*, *Chg\_Dir\_Count* and *Abs\_Edge\_Count* are all updated on every non-critical edge. (Note that the value of *Accum\_Edges* will now decrement when a reverse crank pulse is received.) All interrupts from the eTPU to the host CPU will also be issued on the non-critical edge. See **Figure 13**.

Also in this mode, *Dir\_Unknown* [X] is set (1) on the critical edge and cleared (0) on the non-critical edge. *Dir\_Reverse* [X] is set to the state of the *Crank\_Backwards* flag on the non-critical edge (i.e., once crank direction has been determined). Therefore, as long as *Dir\_Unknown* [X] = 1, the state of *Dir\_Reverse* [X] is invalid. See **Figure 14**.




Figure 13 - Reverse Crank Processing Mode




Figure 14 – Direction Flags in Array Entries

**NOTE:** After an Initialize HSR has been issued, the EPPE algorithm assumes that the engine was last moving in a forward direction (ie, *Crank\_Backwards* = 0).

**NOTE:** If *Min\_Period\_Method* = EPPE\_HW\_MIN\_PERIOD ( 1 ) while running in bi-directional crank mode, the value of *Min\_Period* must not be so large that the non-critical edge is filtered out!

If *Min\_Period\_Method* = EPPE\_SW\_MIN\_PERIOD ( 0 ), the non-critical edge will be accepted as valid regardless of the value of *Min\_Period*.

**NOTE:** The bi-directional crank feature should not be enabled when there are problems with the crank sensor (ie, in Backup mode). Even if it is enabled, the bi-directional crank algorithm will not execute on Backup matches. If enabled, the bi-directional crank algorithm will execute on any real crank teeth that occur in Backup mode, but the results will be inherently unpredictable.

## 4.11 Limitations

### 4.11.1 Speed Limitations in Angle Mode

TCR1 is used to clock the tick generation hardware for TCR2 causing a direct relationship between the time base selected for TCR1 and TCR2 when in angle mode. The maximum frequency of TCR2 angle ticks is that of the TCR1 time base. For example, if TCR1 is selected to have a 1 usec time base, the maximum frequency of the TCR2 angle ticks is 1 / 1usec or 1 MHz. This limitation on the angle ticks frequency causes excessive bursting when operating above the RPM limit.

Another limitation is imposed on lower RPMs to ease the calculation of the size of the angle ticks for the TRR register (Tick Rate Register). For this calculation, the Period of the EPPE input is limited to 19 bits.

**Table 6** and **Table 7** detail these limitations for a 60x and 24xe system respectively when using 256 angle ticks per tooth.

TCR1 Time Base (usec)	Min RPM Limitation	Max RPM Limitation
0.0625	30.5	62500
0.125	15.3	31250
0.25	7.6	15625
0.5	3.8	7813
1	1.9	3906
2	1.0	1953
4	0.5	977

**Table 6: RPM Limitation in 60X System (256 angle ticks per tooth)**

TCR1 Time Base (usec)	Min RPM Limitation	Max RPM Limitation
0.0625	76.3	156250
0.125	38.1	78125
0.25	19.1	39063
0.5	9.5	19531
1	4.8	9766
2	2.4	4883
4	1.2	2441

**Table 7: RPM Limitation in 24Xe System (256 angle ticks per tooth)**

#### 4.11.2 Speed Limitations for Gap Detection

##### Minimum RPM for Gap Detection using 24-bit Math:

##### **58x Input (60 teeth/rev) 2 tooth gap**

##### **Assume:**

- Five period overflow for Gap Detection (**Percent Period Method**)
- 24 bits a data available = 16,777,216 counts
- Timer resolution = 0.25 usec / count

Total counts available for each of the 5 periods is:

$$16,777,216 \text{ counts} / 5 \text{ periods (gap=3 periods)} = 3,355,443.2 \text{ counts/period}$$

Translating this into time for each period is:

$$3,355,443.2 \text{ counts/period} * 0.25 \text{ usec/count} = 0.839 \text{ sec./period}$$

Now translate seconds / period to revolutions / minute:

$$0.839 \text{ sec} / \text{period} * (1 \text{ min} / 60 \text{ sec}) * (60 \text{ periods or teeth} / 1 \text{ rev}) = 0.839 \text{ min} / \text{rev}$$

or

$$1 / 0.839 \text{ rev} / \text{min} = 1.19 \text{ rev} / \text{min}$$

**Minimum Speed that can be measured = 1.19 rev / min**

##### **Assume:**

- Three period overflow for Gap Detection (**Threshold 1\_Y, X\_1**)
- 24 bits a data available = 16,777,216 counts
- Timer resolution = 0.25 usec / count

Total counts available for each of the 3 periods is:

$$16,777,216 \text{ counts} / 3 \text{ periods (gap=3 periods)} = 5,592,405 \text{ counts/period}$$

Translating this into time for each period is:

$$5,592,405 \text{ counts/period} * 0.25 \text{ usec/count} = 1.40 \text{ sec./period}$$

Now translate seconds / period to revolutions / minute:

$$1.40 \text{ sec / period} * (1 \text{ min / 60 sec}) * (60 \text{ periods or teeth / 1 rev}) = 1.40 \text{ min / rev}$$

or

$$1 / 1.40 \text{ rev / min} = 0.715 \text{ rev / min}$$

**Minimum Speed that can be measured = 0.715 rev / min**

## **58x Input (60 teeth/rev) 4 tooth gap**

**Assume:**

- Seven period overflow for Gap Detection (**Percent Period Method**)
- 24 bits a data available = 16,777,216 counts
- Timer resolution = 0.25 usec / count

Total counts available for each of the 5 periods is:

$$16,777,216 \text{ counts / 7 periods (gap=3 periods)} = 2,396,745 \text{ counts/period}$$

Translating this into time for each period is:

$$2,396,745 \text{ counts/period} * 0.25 \text{ usec/count} = 0.599 \text{ sec./period}$$

Now translate seconds / period to revolutions / minute:

$$0.599 \text{ sec / period} * (1 \text{ min / 60 sec}) * (60 \text{ periods or teeth / 1 rev}) = 0.599 \text{ min / rev}$$

or

$$1 / 0.599 \text{ rev / min} = 1.67 \text{ rev / min}$$

**Minimum Speed that can be measured = 1.67 rev / min**

**Assume:**

- Five period overflow for Gap Detection (**Threshold 1\_Y, X\_1**)
- 24 bits a data available = 16,777,216 counts
- Timer resolution = 0.25 usec / count

Total counts available for each of the 3 periods is:

$$16,777,216 \text{ counts / 5 periods (gap=3 periods)} = 3,355,443 \text{ counts/period}$$

Translating this into time for each period is:

$$3,355,443 \text{ counts/period} * 0.25 \text{ usec/count} = 0.839 \text{ sec./period}$$

Now translate seconds / period to revolutions / minute:

$$0.839 \text{ sec / period} * (1 \text{ min / 60 sec}) * (60 \text{ periods or teeth / 1 rev}) = 0.839 \text{ min / rev}$$

or

$$1 / 0.839 \text{ rev / min} = 1.19 \text{ rev / min}$$

**Minimum Speed that can be measured = 1.19 rev / min**

## 5.0 Primitive Resources & Timing

EPPE Primitive Phase		µcycles
Execution Threads		
Initialization HSR		33
Shutdown HSR		8
Request_Backup_HSR <sup>1</sup>		237
Exit_Backup_HSR		6
Update HSR (No Pulse Pending, 1 IRQ match)		48
Unused Link		6
Unused HSR	No <i>Min_Period</i> pending	6
Unused HSR	w/ <i>Min_Period</i> pending	11
Critical Edge Processing <sup>2</sup> (Normal mode )	Time Mode	250
	Edge Count Mode	250
	Angle Mode	288
Critical Edge Processing <sup>3</sup> (Backup mode )	Time Mode	95
	Edge Count Mode	95
	Angle Mode	95
Backup Match <sup>4</sup>	Time Mode	156
	Edge Count Mode	156
	Angle Mode	181
Non-Critical Edge Processing (Bi-directional crank mode only)		68
Features		
Gap Analysis	Percent Period	18 additional
	Threshold	16 additional
TCR2 Error Correction (Angle mode only)		35 additional to correct
Links – 4 individual links in array, 2 link sets of 4 each		58 additional
Tachometer		11 additional
One IRQ Count Match		14 additional when match
Period Calculation on 1 <sup>st</sup> Tooth After Gap		2 additional
Period Calculation on 2 <sup>nd</sup> Tooth After Gap		7 additional
Period Averaging on Every Tooth		0 additional
Make up 2 teeth		44 additional

<sup>1</sup> Includes making up of 10 teeth which corresponds to 8000 RPM / sec acceleration at 600 RPM, one *IRQ\_Edge\_Count\_x* match on made-up teeth.

<sup>2</sup> Includes: 1 *IRQ\_Edge\_Count\_x* match on tooth after gap, along with period after the gap calculation  
Does NOT include: TCR2 error correction, links, tachometer, making up of teeth or gap analysis

<sup>3</sup> Does NOT include: gap analysis

<sup>4</sup> Includes: 1 *IRQ\_Edge\_Count\_x* match. Does NOT include: TCR2 error correction, links, or tachometer




Size of Parameter RAM = **32 + ( Size of array ) words** (32 bits)  
Size of Code = **732 words** (32 bits)


## 6.0 Flowcharts

X


Indicates the test case associated with the flow chart. Details on the test case are included in the software test plan document entitled "STP\_5408.doc" available in CM Synergy in the kok\_pt1 database, under ComplexIO/eTPU/Primitives/CamCrank/Eppe/Verification/VerificationTestPlan.




## Initialization (cont.)




## Link with no *Min\_Period* Match Link with *Min\_Period* Match




## Update




## Unused HSRs (HSR = 1,3,4,6)



## Shutdown








HSR = %000, LSR = 0,  
(matchA\_transB) = 1;  
(matchB\_transA) = 1;  
**disable matches**

Disable matches so mrlb (synthetic, timeout or backup) can't come in and abort the **Min\_Period** match A before it occurs.


Since we are disabling matches, the **Min\_Period** match A can not occur until the thread completes - meaning a tdl that occurs during this thread will be dropped.


























CA  
1


















Snapshot of tcr2 must be > 2 bursting angle ticks (8 instructions) from the test for bursting.  
The snapshot must also be less than 2 normal uticks from the test. Current implementation is 13 instructions apart (worst case) which corresponds to 406 nsec at 64 MHz, or 9615 RPM.


With Freescale errata #1807 it is possible for TCR2 to be reset a few teeth after tooth 0x00 (if do not go through the burst state) because the LAST bit is not cleared out of a shadow register. The work around is to manually clear the LAST bit on tooth 0x00.



















## Handle\_Synth\_Tooth








**Host Service Request 3**  
**HSR = %011;**  
**enable matches**

preload: p = **Real\_Edge\_Time**  
diob = **Real\_Edge\_Count**



## 7.0 Revision History

Each microcode document is assigned a revision number. The numbers are assigned according to the following scheme (used for all documents after May, 2003):

*Rev x.y*

*x* identifies the microcode, where

- 1 represents the original release of microcode
- 2 represents the first release of changed microcode
- 3 represents the second change to microcode etc.

*y* identifies the document, where

- 0 represents the original release of documentation for this microcode
- 1 represents the first document change for the same microcode
- 2 represents the second change to the document for the same microcode

### 7.1 Revision Log for this Application:

Revision	Date	Record	Author
1.0	04-21-04	Initial release of documentation.	Mary Hedges
1.1	04-27-04	Updated documentation.	Mary Hedges
2.0	05-27-04	<ul style="list-style-type: none"><li>• Implemented percent period gap detection method.</li><li>• Initial implementation of angle logic.</li><li>• Add DMA trigger at end of each edge logic thread (real and synthetic).</li><li>• Fixed interrupt acknowledge sequence to support HSR or suppression of channel methods.</li></ul>	Mary Hedges
3.0	06-30-04	<ul style="list-style-type: none"><li>• Optimized init, cam history, tach, data collection</li><li>• Added <b><i>Gap_Detect_Enabled</i></b>.</li><li>• Moved dma trigger to before IRQ_Cnts() so would not trigger when rejected pulse, changed in all threads to be consistent.</li><li>• Improved angle logic: added re-synchronization of TCR2 with <b><i>Crit_Edge_Count</i></b>, added details on initialization process, added use of LAST.</li><li>• Implemented more efficient links design.</li></ul>	Mary Hedges
3.1	08-17-04	<ul style="list-style-type: none"><li>• Added test cases to flow charts</li></ul>	Mary Hedges

Revision	Date	Record	Author
4.0	08-31-04	<ul style="list-style-type: none"> <li>Added support for backup mode.</li> <li>Added HW semaphore to keep Period, Edge_Count and Edge_Time coherent between eTPUs.</li> <li>Minor cleanup to MCD, including Fig. 1 and 5.</li> <li>Added few more test cases.</li> <li>Check and fix TCR2 errors before calculating new trr, so current value is available.</li> </ul>	Mary Hedges
5.0	01-06-05	<ul style="list-style-type: none"> <li>Added “EPPE” to TCR2_Options, such as <b>EPPE_Time_Mode</b>, <b>EPPE_Angle_HW</b> etc.</li> <li>Fixed 16 bit math in <b>IRQ_Edge_Count_x</b> compares.</li> <li>Lower byte of TCR2 in EDGE_COUNT mode is now 0xFF.</li> <li>Added option (<b>Gap_Calc_Enabled</b>) to multiply the period after the gap by the fraction <b>Gap_Fmult</b> instead of using the period before the gap.</li> <li>Limit integer portion of tick rate register to 1 at high RPM. Added Speed limitations section.</li> </ul>	Mary Hedges
6.0	SCR #3913 03-15-05	<ul style="list-style-type: none"> <li>No change to MCD. Fixed definition of HSRs passed to the host.</li> </ul>	Mary Hedges
7.0	SCR #3969 04-25-05	<ul style="list-style-type: none"> <li>REWRITE IN ASSEMBLY</li> <li>Made size of the critical edge time array configurable by adding <b>Array_Mask</b>.</li> <li>HSR method of clearing interrupts is no longer supported. Removed <b>New_IRQ_Requests</b> and <b>IRQ_Clear_Mask</b>.</li> <li>Created list of channels to link to in global.</li> <li>Reordered <b>IRQ_Edge_Count_1</b> to 4.</li> <li>Reordered link variables <b>Count_1</b>, <b>Start_1</b> etc.</li> <li>Moved <b>Two_Pulses</b> from channel flag to param.</li> <li>Moved <b>Gap_Fract</b>, renamed <b>Gap_Fmult</b>.</li> <li><b>Real_Prev_Period</b> now set to 0xFFFFFFFF at init and stall.</li> <li>Renamed <b>PLL_Error_Count</b> to <b>TCR2_Error_Count</b></li> <li>Changed to standard entry table.</li> </ul>	Mary Hedges

Revision	Date	Record	Author
		<ul style="list-style-type: none"> <li>Changed <b>Mult_I_X</b>, <b>Mult_Y_I</b> from 1-4 integer multipliers to 0-1 fractional multipliers called <b>Fmult_I_X</b>, <b>Fmult_Y_I</b>. Renamed <b>Percent_Multiplier</b> to <b>Fmult_Percent</b> to indicate it as a 0-1 fractional multiplier.</li> <li>Negate match enables (neg_mrle) at beginning of thread to prevent lock-up issue.</li> </ul>	
8.0	SCR #4019 6-13-05	<ul style="list-style-type: none"> <li>Add cam backup mode</li> </ul>	Mary Hedges
9.0	SCR #4201 8-18-05	<ul style="list-style-type: none"> <li>Fixed errata in software, no changes in MCD</li> </ul>	Mary Hedges
10.0	SCR #4501 1-17-06	<ul style="list-style-type: none"> <li>Added work around for Freescale errata #1807</li> <li>Misc. MCD cleanup: corrected Fig. 8 and 9.</li> </ul>	Mary Hedges
11.0	SCR #4622 3-24-06	<ul style="list-style-type: none"> <li>Added support for 56x</li> <li>Changed <b>IRQ_Count</b> flow chart to match code.</li> <li>Backup matches that are made-up on the Request_HSR now check for links and <b>IRQ_Counts</b>.</li> </ul>	Mary Hedges
12.0	SCR #4874 08-18-06	<ul style="list-style-type: none"> <li>Added option for always calculating <b>Period</b> as average of last 2 real periods.</li> <li>Added option for special calculation of <b>Period</b> on 2<sup>nd</sup> tooth after gap.</li> </ul>	Warren Donley
13.0	SCR #6899 01-10-08	<ul style="list-style-type: none"> <li>Added fix so if creating synthetic teeth with <b>Period &lt; Min_Period</b> a global exception will not be issued.</li> <li>Fixed definition of <b>Min_Period_Method</b> in memory map.</li> </ul>	Mary Hedges
14.0	SCR #8355 02-03-09	<ul style="list-style-type: none"> <li>Added directional crank algorithm. Included <b>Chg_Dir_Count</b>, excluded <b>Chg_Dir</b> interrupt.</li> </ul>	Warren Donley
15.0	SCR #8595 03-19-09	<ul style="list-style-type: none"> <li>Moved <b>Chg_Dir_Count</b>, and <b>Accum_Reverse_Edges</b></li> <li>Detect reverse crank pulses below 2000 RPM</li> <li>Process reverse crank pulses below 500 RPM (calibratable)</li> <li>Delay gap detection after engine speed goes above 20 RPM (calibratable)</li> </ul>	Warren Donley

Revision	Date	Record	Author
16.0	SCR #1779 06-25-10	<ul style="list-style-type: none"> <li>Modified <i>Abs_Edge_Count</i> to increment or decrement immediately when the crank changes direction.</li> </ul>	Warren Donley
17.0	SCR #1862 07-14-10	<ul style="list-style-type: none"> <li>Issued interrupt to CPU when the crank changes direction.</li> </ul>	Warren Donley
18.0	SCR #2823 02-15-11	<ul style="list-style-type: none"> <li>Added bits <i>Dir_Reverse</i>, <i>Dir_Unknown</i>, and <i>Per_Timeout</i> to each <i>Crit_Edge_Array</i> value.</li> <li>Corrected descriptions of how TCR2 clock control is configured in edge count mode.</li> </ul>	Warren Donley