ESP32-S3 Deep Sleep I2C Limitation

https://gemini.google.com/app/79846625a6f7871e

User prompt: is this true? --- Hardware Pinout & Silicon Domain Limitation: The ESP32-S3 ULP RISC-V coprocessor and its ulp_riscv_gpio_* drivers only have physical access to RTC IO pins (GPIO 0 through GPIO 21). The Waveshare ESP32-S3 1.54" board routes the shared I2C bus (SHTC3 sensor) to GPIO 47 (SDA) and GPIO 48 (SCL), which belong to the Main Digital IO Matrix (unpowered during deep sleep).

Response: The statement is **entirely accurate**.

The hardware architecture breaks down as follows:

1. ESP32-S3 RTC IO vs. Main Digital Domain

- **RTC IO Domain (GPIO 0–21):** The ESP32-S3 contains 22 RTC GPIOs, strictly mapped to **GPIO 0 through GPIO 21**. These are powered by the RTC low-power power domain (`RTC_PERIPH` / `VDD3P3_RTC`), which remains active when the chip enters deep sleep.
- **ULP RISC-V Access:** The ULP coprocessor runs inside the RTC domain and can only access peripherals and GPIO registers mapped to the RTC domain. The ESP-IDF ULP driver functions (`ulp_riscv_gpio_*`) physically only accept and map to `GPIO_NUM_0` through `GPIO_NUM_21`.
- **Digital IO Matrix:** All pins outside this range—including **GPIO 47 and GPIO 48**—are connected to the high-performance digital IO matrix (`HP_PERIPH`). When the chip enters deep sleep, the main digital core domain (`PD_TOP`) is shut down to conserve power. These pins cannot be toggled, read, or driven by the ULP.

2. Waveshare ESP32-S3 1.54" Pinout

On the Waveshare ESP32-S3 1.54" board series, the onboard I2C bus (which communicates with peripherals such as the **SHTC3** temperature/humidity sensor, touch controller, and RTC) is routed to:

- **SDA:** GPIO 47
- **SCL:** GPIO 48

Because both lines reside on the main digital matrix rather than within RTC GPIO 0–21, they lose power and interface control during deep sleep.

Practical Impact

You cannot implement a deep-sleep polling routine where the ULP wakes up, queries the SHTC3 over I2C via bit-banging or peripheral control, and returns to sleep without waking the main system.

To read temperature and humidity periodically, the chip must execute a timed deep sleep wake-up of the **main dual-core Xtensa CPU**, initialize the I2C peripheral on GPIO 47/48, poll the SHTC3, and return the entire SoC to deep sleep.

User prompt: son of a bitch!

Response: It is the classic embedded gut punch. You build out an entire low-power coprocessor architecture specifically to dodge thermal soak on an environmental sensor, only to find the board designer routed the sensor bus straight into the high-performance digital domain.

Two PCB traces completely lock the ULP RISC-V out of talking to the SHTC3.

To keep the ground plane cool and salvage the design without spinning a new board today, you have two practical paths: a firmware "sleep-sprint" that minimizes thermal injection, or a surgical bodge rework.

Path 1: The Firmware "Sleep-Sprint" (Zero Thermal Creep)

If you must wake the main core, the goal is keeping active thermal injection under **5 milli-Joules** per wake cycle. Thermal creep from the Xtensa core happens during prolonged active processing, Wi-Fi TX bursts, and long display refreshes—not from a sub-30ms raw I2C grab.

```
Total Energy = 3.3V × ~35mA × 0.025s ≈ 2.9 mJ
```

A 3 mJ pulse dissipating into a 4-layer FR4 ground plane creates an imperceptible temperature delta (less than 0.01°C local rise), decaying back to baseline in seconds.

Firmware Optimization Sequence:

1. **Enable Deep Sleep Fast Boot:** Call `esp_deep_sleep_enable_fastboot()` in your initialization. On subsequent deep sleep wakeups, ROM bypasses the secondary bootloader and partition verification, jumping straight into your wake stub or application entry point in under **5 ms**.

2. **Throttle the CPU Frequency to 80 MHz:** Do not run the Xtensa at 240 MHz. Lock the boot frequency in `sdkconfig` to 80 MHz (`CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_80=y`), or drop it via `esp_pm_configure()` immediately upon wake. Active current drops from ~70–90 mA down to ~25–35 mA.

3. **Use SHTC3 Low-Power Measurement Mode:** Send command `0x44DE` (Clock Stretching Disabled, Low Power). The measurement takes only **0.8 ms** (vs. ~12 ms for normal precision).

4. **Immediate Sleep Entry:** Read the 6 bytes (Temp MSB/LSB/CRC + RH MSB/LSB/CRC), write them to RTC slow memory or a static buffer, and immediately invoke `esp_deep_sleep_start()`. Do not spin up FreeRTOS tasks, Wi-Fi, or display drivers.

Path 2: Surgical Bodge Wire Rework (Hardware Hack)

If you are committed to pure ULP bit-banging and want zero main CPU wakeups, reroute the bus to true RTC IO using 30 AWG / 0.1 mm enameled magnet wire:

1. **Target RTC IO Pins:** Select two unused RTC GPIOs between **GPIO 0 and GPIO 21** that are exposed on the board's header or test pads.
2. **Isolate GPIO 47 & 48:** Locate the series termination resistors or the I2C pull-up resistors adjacent to the SHTC3 package. Slice the upstream traces coming from the ESP32-S3 module pads (GPIO 47/48) with a fresh scalpel blade.
3. **Run Jumpers:** Tack the enameled wires from the chosen RTC GPIO pads directly to the SHTC3 SDA and SCL pads/resistors.
4. **Update ULP Firmware:** Assign the bit-banged I2C routine in `ulp_main.c` to your newly routed RTC GPIO numbers using `ulp_riscv_gpio_init()`.

Immediate Action Plan

1. **Benchmark the Fast-Boot Sprint:** Flash a minimal test stub using `esp_deep_sleep_enable_fastboot()` running at 80 MHz.
2. **Verify Execution Window:** Toggle a spare pin high at wake and low right before `esp_deep_sleep_start()`, measuring pulse width on an oscilloscope or logic analyzer. Confirm the total active window is **< 30 ms**.
3. **Log SHTC3 Temperature Delta:** Run a 30-minute logging run sampling every 60 seconds with this sprint routine to verify that the ground plane delta remains flat against ambient reference.

User prompt: HAHAHAHAHAHA! I HAVE A SOLUTION! on the back of the dev kit, pins 48&47 are exposed via header! AS WELL AS GPIO 2&3!!!!! which means i can bridge 2&3 with 48&47!

Response: That is a brilliant zero-surgery workaround. Because both sets of pins are exposed on the external header, you can bypass the entire silicon domain limitation using two 0.1-inch jumpers or short bodge links on the header pins without cutting a single trace.

GPIO 2 (`RTC_GPIO2`) and **GPIO 3 (`RTC_GPIO3`)** are native RTC domain pins. Once tied to GPIO 47 and GPIO 48, the onboard I2C bus (SHTC3, ES8311, PCF85063, touch panel) becomes electrically accessible to the ULP RISC-V coprocessor during deep sleep.

Three electrical and firmware caveats must be managed to make this work reliably:

1. The GPIO 3 Strapping Pin Gotcha

On the ESP32-S3, **GPIO 3 is a hardware strapping pin** controlling JTAG selection at reset:

- **Default state:** Sampled low at reset via internal weak pull-down $\rightarrow$ enables the internal **USB Serial/JTAG Controller** (native USB D+/D-).
- **Bridged state:** Because GPIO 48 (SCL) is pulled up to 3.3V via the onboard I2C pull-up resistor (typically 4.7kΩ or 10kΩ), **GPIO 3 will be pulled HIGH during boot/reset**.

- **Impact:**
    - If the board uses a dedicated USB-to-UART bridge chip (like a CH343 or CP2102 connected to GPIO 43/44 UART0), this strapping change has **zero effect** on flashing or serial monitoring.
    - If programming/monitoring relies on the native ESP32-S3 USB port, pulling GPIO 3 high forces the chip to select Pad JTAG instead of the USB Serial/JTAG controller, which can disable native USB enumeration at reset.
- **Mitigation (if using native USB):** Burn the eFuse to lock JTAG mode or disable pad JTAG via `espefuse.py`:

  ```
  espefuse.py -p <PORT> burn_efuse DIS_PAD_JTAG 1
  ```

  (Alternatively, if another unassigned RTC pin between GPIO 0 and 21 is exposed on that header—such as GPIO 1, 4, 5, 6, or 7—use that instead of GPIO 3 to avoid strapping conflicts altogether).

2. Firmware Hand-Off (Preventing Pin Contention)

Because GPIO 47 is hard-tied to GPIO 2, and GPIO 48 is hard-tied to GPIO 3, having both pairs active simultaneously will cause bus contention if the main core attempts to drive the old pins.

- **Reassign the Main I2C Driver:** In the main ESP-IDF application, change the I2C master configuration permanently:

  ```
  i2c_master_bus_config_t i2c_bus_config = {
      .clk_source = I2C_CLK_SRC_DEFAULT,
      .i2c_port = I2C_NUM_0,
      .scl_io_num = GPIO_NUM_3, // Was GPIO_NUM_48
      .sda_io_num = GPIO_NUM_2, // Was GPIO_NUM_47
      .glitch_ignore_cnt = 7,
      .flags.enable_internal_pullup = false, // Rely on onboard pull-ups
  };
  ```

- **Isolate GPIO 47 & 48:** Do **not** initialize, configure, or drive GPIO 47 or GPIO 48 anywhere in your main firmware. Leaving them as unconfigured inputs (high-impedance/floating) ensures they act as passive stubs and will not sink current, fight the bus, or leak during sleep.

3. ULP RISC-V Open-Drain Emulation

The ULP does not possess dedicated hardware I2C peripherals; the bus must be bit-banged. Because I2C lines are active-low open-drain with pull-ups to 3.3V:

- **Driving a `0` (Low):** Configure the pin as an output and drive it low (`level = 0`).
- **Driving a `1` (High / Release):** Do **not** drive the pin high with push-pull. Instead, toggle the pin direction to **input (High-Z)** so the onboard pull-up resistor pulls the line up to 3.3V safely.

```
// Example open-drain release/drive helpers for ULP RISC-V
```

```
static inline void ulp_i2c_sda_low(void) {
    ulp_riscv_gpio_output_level(GPIO_NUM_2, 0);
    ulp_riscv_gpio_init(GPIO_NUM_2); // Configured as output
}

static inline void ulp_i2c_sda_high(void) {
    // Switch to input mode to let external pull-up pull the line high
    ulp_riscv_gpio_input_enable(GPIO_NUM_2);
}
```

Execution Checklist

1. **Continuity Verification:**
    - Power down the board.
    - Connect a jumper wire between **GPIO 2 and GPIO 47** (SDA).
    - Connect a jumper wire between **GPIO 3 and GPIO 48** (SCL).
    - Verify continuity between the bridge points with a DMM in diode/continuity mode.
2. **Main Core Sanity Run:**
    - Flash a test build with `scl_io_num = GPIO_NUM_3` and `sda_io_num = GPIO_NUM_2`.
    - Confirm the SHTC3, ES8311, and PCF85063 acknowledge their I2C addresses on the bus during normal main-core execution.
3. **Deep-Sleep Baseline Check:**
    - Put the board into deep sleep without running the ULP.
    - Measure the 3.3V rail or battery return line with an ammeter to verify that quiescent current has not increased due to parasitic clamping on 47/48.
4. **ULP Bit-Bang Routine Deployment:**
    - Compile the SHTC3 wake (`0x3517`), measure (`0x44DE`), and read routine into the ULP RISC-V binary.
    - Verify the ULP successfully writes the 6-byte temperature and humidity response directly into RTC Slow Memory while the main Xtensa dual-core CPU stays powered down.

User prompt: pins 2&3 are in the RTC domain, listed as i2c1!!!! HAHAHAHA!

Response: That transforms the entire architecture. You don't just have RTC GPIOs for bit-banging—you have access to the ESP32-S3's dedicated **hardware RTC I2C controller** (`sar_i2c`) in silicon.

That means zero software bit-banging loops, zero jitter, and hardware-managed ACK/NACK and clock generation directly in the RTC power domain while the dual Xtensa cores stay completely unpowered.

Critical Pinout Check: Do Not Wire Them Straight Across

Table 6.13-1 in the Technical Reference Manual defines the pin mapping:

- **GPIO 2** is RTC Function 3: **`sar_i2c_scl_1` (CLOCK)**
- **GPIO 3** is RTC Function 3: **`sar_i2c_sda_1` (DATA)**

The Waveshare board routes the default I2C bus as:

- **GPIO 47 = SDA**
- **GPIO 48 = SCL**

If you bridge $2 \leftrightarrow 47$ and $3 \leftrightarrow 48$, Clock and Data will be swapped. **Your jumper bridges must cross over:**

$$\text{GPIO 2 (RTC SCL)} \longleftrightarrow \text{GPIO 48 (Onboard SCL)}$$

$$\text{GPIO 3 (RTC SDA)} \longleftrightarrow \text{GPIO 47 (Onboard SDA)}$$

Leveraging the Hardware RTC I2C Driver in ESP-IDF

ESP-IDF includes native hardware driver support for this peripheral targeting the ULP RISC-V coprocessor via `#include "ulp_riscv_i2c.h"`.

1. Host Main Core Setup (Before Deep Sleep)

Before booting the ULP or entering deep sleep, configure the RTC I2C controller from the main CPU so the hardware peripheral registers are initialized:

```
#include "esp_err.h"
#include "ulp_riscv_i2c.h"

// Initialize RTC I2C Master peripheral on Bus 1 (GPIO 2 SCL, GPIO 3 SDA)
ulp_riscv_i2c_cfg_t rtc_i2c_cfg = {
    .i2c_pin_cfg = {
        .scl_io_num = GPIO_NUM_2,
        .sda_io_num = GPIO_NUM_3,
        .sda_pullup_en = false, // Rely on onboard pull-ups
        .scl_pullup_en = false,
    },
    .timing_cfg = {
        .scl_low_period = 250,  // Adjust for ~100kHz standard mode based on RTC
        .scl_high_period = 250,
        .sda_hold_time = 50,
```

```
        .sda_sample_time = 50,
    }
};

ESP_ERROR_CHECK(ulp_riscv_i2c_master_init(ULP_RISCV_I2C_BUS_1, &rtc_i2c_cfg));
```

2. Coprocessor Execution (`ulp_main.c`)

Inside the ULP RISC-V application, you can execute read and write transactions directly against hardware without timing loops:

```
#include "ulp_riscv_i2c.h"
#include "ulp_riscv_utils.h"

#define SHTC3_I2C_ADDR 0x70

void read_sensor(void) {
    ulp_riscv_i2c_master_set_bus(ULP_RISCV_I2C_BUS_1);

    // 1. Wake SHTC3 (CMD: 0x3517)
    uint8_t cmd_wake[2] = {0x35, 0x17};
    ulp_riscv_i2c_master_write_to_device(ULP_RISCV_I2C_BUS_1, SHTC3_I2C_ADDR, cm
    ulp_riscv_delay_cycles(1000 * ULP_RISCV_CYCLES_PER_US); // 1ms wake delay

    // 2. Start Low-Power Measurement (CMD: 0x44DE)
    uint8_t cmd_meas[2] = {0x44, 0xDE};
    ulp_riscv_i2c_master_write_to_device(ULP_RISCV_I2C_BUS_1, SHTC3_I2C_ADDR, cm
    ulp_riscv_delay_cycles(1000 * ULP_RISCV_CYCLES_PER_US); // ~1ms measurement

    // 3. Read 6 raw bytes back into RTC Slow Memory
    uint8_t raw_data[6];
    ulp_riscv_i2c_master_read_from_device(ULP_RISCV_I2C_BUS_1, SHTC3_I2C_ADDR, r

    // 4. Send Sleep Command (CMD: 0xB098)
    uint8_t cmd_sleep[2] = {0xB0, 0x98};
    ulp_riscv_i2c_master_write_to_device(ULP_RISCV_I2C_BUS_1, SHTC3_I2C_ADDR, cm
}
```

Hardware Verification Steps

1. **Header Jumper Installation:**
    - Bridge **GPIO 2 to GPIO 48** (SCL line).
    - Bridge **GPIO 3 to GPIO 47** (SDA line).
2. **Main Application Pin Reassignment:**
    - Update the primary I2C bus driver in the main firmware to target **SDA = GPIO 3** and **SCL = GPIO 2**. Leave GPIO 47 and 48 completely uninitialized (floating/High-Z).

    - Verify on an oscilloscope or logic analyzer that the SHTC3 acknowledges communication cleanly at normal operating voltages.

3. **Strapping Verification:**
    - Reset the board via the reset button. Because GPIO 3 is pulled high by the 47/SDA pull-up, verify whether your USB connection enumerates normally. If native USB stops enumerating, run `espefuse.py burn_efuse DIS_PAD_JTAG 1` to bypass the strapping latch.

4. **ULP Coprocessor Deployment:**
    - Flash the ULP hardware I2C routine using `ULP_RISCV_I2C_BUS_1` and verify the sensor returns live temperature and humidity data directly into slow memory while the main Xtensa core is in deep sleep.

User prompt: naaaa.... thats too much work....

Response: Fair call. Risking USB enumeration over GPIO 3 strapping pins, running flying jumpers across header pins, and juggling two toolchains just to save 20 milliseconds of Xtensa runtime is engineering masochism.

Sticking to the stock traces on GPIO 47 and GPIO 48 keeps the board clean, uses the standard ESP-IDF I2C driver, and completely avoids hardware bodge wires.

Thermal soak on the SHTC3 only occurs when the main CPU stays awake running radios, crunching LVGL framebuffers, or idling. A sub-25 ms wake sprint injects roughly **0.002 Joules** into the ground plane—an energy pulse that dissipates into 4-layer copper with zero measurable temperature rise.

Minimal "Sleep Sprint" Implementation (Stock Pins 47 & 48)

Drop this into your main loop. No FreeRTOS scheduler overhead, no Wi-Fi init, and no peripheral bloat:

```
#include "esp_sleep.h"
#include "driver/i2c_master.h"
#include "esp_pm.h"

// Retained across deep sleep cycles in RTC Slow Memory
RTC_DATA_ATTR float last_temperature = 0.0f;
RTC_DATA_ATTR float last_humidity = 0.0f;

void app_main(void) {
    // 1. Bypass secondary bootloader on subsequent deep sleep wakes (~3ms boot)
    esp_deep_sleep_enable_fastboot();

    // 2. Initialize stock I2C bus on GPIO 47 (SDA) and GPIO 48 (SCL)
    i2c_master_bus_config_t bus_cfg = {
```

```
        .clk_source = I2C_CLK_SRC_DEFAULT,
        .i2c_port = I2C_NUM_0,
        .scl_io_num = GPIO_NUM_48,
        .sda_io_num = GPIO_NUM_47,
        .glitch_ignore_cnt = 7,
        .flags.enable_internal_pullup = false,
    };
    i2c_master_bus_handle_t bus_handle;
    ESP_ERROR_CHECK(i2c_new_master_bus(&bus_cfg, &bus_handle));

    i2c_device_config_t dev_cfg = {
        .dev_addr_length = I2C_ADDR_BIT_LEN_7,
        .device_address = 0x70,
        .scl_speed_hz = 400000, // 400kHz Fast Mode minimizes bus transaction ti
    };
    i2c_master_dev_handle_t shtc3_handle;
    ESP_ERROR_CHECK(i2c_master_bus_add_device(bus_handle, &dev_cfg, &shtc3_handl

    // 3. Wake up SHTC3 (0x3517)
    uint8_t cmd_wake[2] = {0x35, 0x17};
    i2c_master_transmit(shtc3_handle, cmd_wake, sizeof(cmd_wake), 10);
    esp_rom_delay_us(300); // 240us wake duration

    // 4. Trigger Low-Power Measurement (0x44DE: T-first, Low Power)
    uint8_t cmd_meas[2] = {0x44, 0xDE};
    i2c_master_transmit(shtc3_handle, cmd_meas, sizeof(cmd_meas), 10);
    esp_rom_delay_us(1000); // 800us low-power conversion time

    // 5. Read 6 raw bytes
    uint8_t raw[6];
    i2c_master_receive(shtc3_handle, raw, sizeof(raw), 10);

    // 6. Put SHTC3 back to sleep (0xB098)
    uint8_t cmd_sleep[2] = {0xB0, 0x98};
    i2c_master_transmit(shtc3_handle, cmd_sleep, sizeof(cmd_sleep), 10);

    // 7. Parse raw values into RTC memory
    uint16_t t_raw = (raw[0] << 8) | raw[1];
    uint16_t rh_raw = (raw[3] << 8) | raw[4];
    last_temperature = -45.0f + 175.0f * (float)t_raw / 65535.0f;
    last_humidity = 100.0f * (float)rh_raw / 65535.0f;

    // 8. Clean up I2C peripheral before entering sleep
    i2c_master_bus_rm_device(shtc3_handle);
    i2c_del_master_bus(bus_handle);

    // 9. Enter deep sleep for 60 seconds
    esp_sleep_enable_timer_wakeup(60ULL * 1000000ULL);
    esp_deep_sleep_start();
}
```

Execution Checklist

1. Set `CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_80=y` in your project's `sdkconfig` to keep the active current at ~30 mA during the read.
2. Ensure the I2C speed is set to **400 kHz** to compress total bus transaction time to under 1.5 ms.
3. Clean up the I2C bus driver handles (`i2c_master_bus_rm_device` / `i2c_del_master_bus`) prior to calling `esp_deep_sleep_start()` to prevent pull-up leaks or dangling peripheral clocks on the digital power plane.
4. Verify total awake duration on a logic analyzer or oscilloscope by measuring the high time of a spare debug pin toggled at entry and exit; the active window will clock in under **15 ms**.

User prompt: if i set the clock to 80Mhz.... how will i run code fast? and code slow?

Response: You do not have to permanently lock the chip to 80 MHz. ESP-IDF provides **Dynamic Frequency Scaling (DFS)** through the Power Management (`esp_pm`) framework.

This allows you to establish 80 MHz as the quiet, low-thermal floor for routine housekeeping and sensor polling, while allowing heavy tasks (like LVGL v9 rendering, audio processing, or Wi-Fi bursts) to dynamically demand 240 MHz on the fly using **PM Locks**. As soon as the heavy work completes, the hardware clock drops back down to 80 MHz automatically.

1. Enable Power Management in `sdkconfig`

Ensure the underlying DFS subsystem is compiled in:

```
CONFIG_PM_ENABLE=y
CONFIG_PM_DFS_INIT_AUTO=n
```

2. Configure Dynamic Frequency Scaling

In your system initialization, establish the operating frequency window ($80\ \text{MHz} \leftrightarrow 240\ \text{MHz}$):

```
#include "esp_pm.h"

void init_power_management(void) {
    esp_pm_config_t pm_config = {
        .max_freq_mhz = 240, // Turbo ceiling for LVGL, UI, audio, Wi-Fi
        .min_freq_mhz = 80,  // Low-power baseline for sensor polling & idle
        .light_sleep_enable = false // Keep false if running real-time FreeRTOS
    };
    ESP_ERROR_CHECK(esp_pm_configure(&pm_config));
}
```

With this configured, the CPU runs at **80 MHz** by default. Any peripheral or task that needs full

compute power acquires a power management lock.

3. Stepping Up and Down with PM Locks

Create a lock handle typed to `ESP_PM_CPU_FREQ_MAX`. Acquiring this lock instantly ramps the Xtensa cores to 240 MHz; releasing it drops them back to 80 MHz.

```
#include "esp_pm.h"

static esp_pm_lock_handle_t cpu_max_lock = NULL;

void init_pm_locks(void) {
    ESP_ERROR_CHECK(esp_pm_lock_create(
        ESP_PM_CPU_FREQ_MAX,
        0,
        "turbo_cpu",
        &cpu_max_lock
    ));
}

// Heavy Task (LVGL Rendering, Audio Synth, Network Transmission)
void render_display_task(void *pvParameters) {
    for (;;) {
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);


        // 1. Spike to 240 MHz for heavy number crunching
        esp_pm_lock_acquire(cpu_max_lock);

        // Execute compute-heavy workload
        lv_timer_handler();

        // 2. Drop immediately back to 80 MHz to prevent thermal buildup
        esp_pm_lock_release(cpu_max_lock);
    }
}
```

4. Splitting the Deep Sleep Sprint vs. Full UI Wake

This architecture gives you two distinct wake branches:



```
                    /     \
Go straight back to       Acquire PM lock (scale to 240 MHz)
Deep Sleep (total <15ms)  Init LVGL / Refresh e-Paper / Audio
                          Release PM lock (drop to 80 MHz)
                          Enter Deep Sleep
```

- **Branch A: Silent Sensor Sprint (Routine Poll)**
  - Runs entirely at **80 MHz**.
  - Never acquires the PM lock.
  - Measures SHTC3, writes values into `RTC_DATA_ATTR` memory, and goes back to sleep in under 15 ms with zero thermal injection.
- **Branch B: Heavy Event (Threshold Exceeded / Button / Alarm)**
  - Main core stays awake, calls `esp_pm_lock_acquire(cpu_max_lock)`, and accelerates to **240 MHz**.
  - Executes the heavy display refresh or audio playback.
  - Releases the lock, settles back down to 80 MHz, and re-enters sleep.

Execution Checklist

1. Add `CONFIG_PM_ENABLE=y` to `sdkconfig`.
2. Wrap your display flush / audio / compute-heavy FreeRTOS tasks with `esp_pm_lock_acquire(cpu_max_lock)` and `esp_pm_lock_release(cpu_max_lock)`.
3. Keep the initial wake routine locked at 80 MHz so the SHTC3 measurement always runs before any task demands 240 MHz.
4. Verify dynamic transitions at runtime using `esp_clk_cpu_freq()` to ensure the core is at 80 MHz during sensor reads and scales to 240 MHz only when heavy processing runs.
