
Humza Rana and Ayman Saad

Lab 02


CPE 3020

Spring 2025


# Design Block Diagram:



### Test Bench Block Diagram:



# Basys3 Wrapper Block Diagram:



### VHDL Code:

```
__*************************
--* Name: ThreeBitDisplay
--* Designer: Ayman Saad
       This component takes in a 3 bit number and displays it as a digit
       on a seven-segment display and as a 2 rows of LEDs. Both rows of
       LEDs are enabled indivisuly with seperate inputs while the
      seven-segment display always remains enabled.
__**************************
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ThreeBitDisplay is
   Port (
                  in STD LOGIC VECTOR (2 downto 0);
       leftLedEn: in std logic;
       rightLedEn: in std logic;
       segDisplay: out STD LOGIC VECTOR (6 downto 0); --active low; MSB =
a, LSB = q
       ledDisplay: out STD LOGIC VECTOR (13 downto 0) --active high
   );
end ThreeBitDisplay;
architecture ThreeBitDisplay ARCH of ThreeBitDisplay is
    constant ACTIVE: std logic := '1';
    --7 segment display constants
    constant BLANK SEG: std logic vector(6 downto 0) := "1111111";
    constant ZERO SEG: std logic vector(6 downto 0) := "0000001";
   constant ONE_SEG: std_logic_vector(6 downto 0) := "1001111";
constant TWO_SEG: std_logic_vector(6 downto 0) := "0010010";
    constant THREE_SEG: std_logic_vector(6 downto 0) := "0000110";
    constant FOUR SEG: std logic vector(6 downto 0) := "1001100";
   constant FIVE SEG: std logic vector(6 downto 0) := "0100100";
    constant SIX SEG: std logic vector(6 downto 0) := "0100000";
   constant SEVEN SEG: std logic vector(6 downto 0) := "0001111";
    --signals
   signal ledPattern: std_logic_vector (6 downto 0);
    signal ledDisplayLeft: std_logic_vector (6 downto 0);
    signal ledDisplayRight: std logic vector (6 downto 0);
```

```
ledPattern <= "0000000" when "000",</pre>
                     "0000001" when "001",
                     "0000011" when "010",
                     "0000111" when "011",
                     "0001111" when "100",
                     "0011111" when "101",
                     "0111111" when "110",
                     "11111111" when others;
    LED SELECT LEFT: with leftLedEn select
       (others => '0') when others;
    LED_SELECT_RIGHT: with rightLedEn select
       ledDisplayRight <= ledPattern
                                     when ACTIVE,
                          (others => '0') when others;
    SEG DECODER: with number select
       segDisplay <= ZERO SEG when "000",
                     ONE SEG when "001",
                     TWO SEG when "010",
                     THREE SEG when "011",
                     FOUR_SEG when "100", FIVE_SEG when "101",
                     SIX SEG when "110",
                     SEVEN SEG when others;
     ledDisplay <= (ledDisplayLeft & ledDisplayRight);</pre>
end ThreeBitDisplay ARCH;
```

#### Test Bench Code:

```
__**************************
--* Name: ThreeBitDisplay TB
--* Designer: Ayman Saad
       This component tests the functionality of the ThreeBitDisplay
      component by testing all possible inputs and generating a
      waveform of all inputs and outputs.
__*************************
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC STD.all;
entity ThreeBitDisplay TB is
end ThreeBitDisplay TB;
architecture Behavioral of ThreeBitDisplay TB is
   component ThreeBitDisplay
       port (
                     in std_logic_vector (2 downto 0);
           number:
           leftLedEn: in std logic;
           rightLedEn: in std logic;
           seqDisplay: out std logic vector (6 downto 0);
           ledDisplay: out std logic vector (13 downto 0)
   end component;
   --UUT signals
   signal number:
                   std logic vector (2 downto 0);
   signal leftLedEn: std logic;
   signal rightLedEn: std logic;
   signal segDisplay: std logic vector (6 downto 0);
   signal ledDisplay: std logic vector (13 downto 0);
begin
   UUT: ThreeBitDisplay port map(
       number => number,
       leftLedEn => leftLedEn,
       rightLedEn => rightLedEn,
       segDisplay => segDisplay,
       ledDisplay => ledDisplay
   );
   TESTBENCH DRIVER : process
       variable counter: std logic vector (4 downto 0);
   begin
       --iterate over all possible inputs to find all possible outputs
       for i in 0 to 31 loop
           counter := std logic vector(TO UNSIGNED(i, counter'length));
```

### Basys3 Wrapper Code:

```
******************
--* Name: Basys3 ThreeBitDisplay
--* Designer: Ayman Saad
__*
       This component serves as a wrapper for the ThreeBitDisplay
      component to the Basys3 board. The number displayed is selected
     with switches 0 to 2, while the digit is displayed on the rightmost
     seven-segment display and the LEDs are displayed with the boards
__*
     LEDs. LED7 and LED8 are unused since only numbers 0 to 7 are
__*
     available as inputs.
*****************
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity Basys3 ThreeBitDisplay is
   port (
           in std logic vector (2 downto 0);
       btnL: in std logic;
       btnR: in std logic;
       led: out std logic vector (15 downto 0); --active high
       seg: out std logic vector (6 downto 0); --active low; MSB = g, LSB
           out std logic;
                                             --active low
      dp:
           out std logic vector (3 downto 0) --active low
       an:
   );
end Basys3 ThreeBitDisplay;
architecture Basys3 ThreeBitDisplay ARCH of Basys3 ThreeBitDisplay is
   component ThreeBitDisplay
      port (
          number:
                     in std_logic_vector (2 downto 0);
          leftLedEn: in std_logic;
          rightLedEn: in std logic;
          segDisplay: out std logic vector (6 downto 0); --active low; MSB
= a, LSB = q
          ledDisplay: out std logic vector (13 downto 0) --active high
       );
   end component;
   --holds the direct segDisplay output before it is sent to seg
   signal invertedSeg: std logic vector (6 downto 0);
```

```
begin
    UUT: ThreeBitDisplay port map(
        number
                                  => sw,
        leftLedEn
                                 => btnL,
        rightLedEn
                                 => btnR,
        ledDisplay(13 downto 7) => led(15 downto 9), --left side LEDs
        ledDisplay(6 downto 0) => led(6 downto 0), --right side LEDs
                                => invertedSeg
        segDisplay
    );
    --reverse bit order of 7 segment display
    seg(0) <= invertedSeg(6);</pre>
    seg(1) <= invertedSeg(5);</pre>
    seg(2) <= invertedSeg(4);</pre>
    seg(3) <= invertedSeg(3);</pre>
    seg(4) <= invertedSeg(2);</pre>
    seg(5) <= invertedSeg(1);</pre>
    seg(6) <= invertedSeg(0);</pre>
    an <= "1110";
                                --enable only rightmost seven-segment display
    dp <= '1';
                               --disable decimal point on display
    led(8 downto 7) <= "00"; --disable center LEDs</pre>
end Basys3 ThreeBitDisplay ARCH;
```