
Contents: Shift Register Shift Register Counter


Shift Register

A register is a digital circuit with two basic functions


- Data storage
- Data shifting or data transfer or data movement



Data Shifting



Serial In/ Serial Out Shift Registers




Serial In FF0 FF3 FFI FF2 0 0 0 0 Data input > c> C Register initially CLEAR CLK - $\frac{0}{Q_3}$ 0 0 1st data bit = 0 D > C After CLK1 CLKI _ $\frac{0}{Q_3}$ 0 0 2nd data bit = 1 > C > C > C After CLK2


Lecture materials on "Shift Register"

CLK2


Serial In



Serial Out





Serial Out




Example 9-1

Show the states of the 5-bit register in Figure 9–6(a) for the specified data input and clock waveforms. Assume that the register is initially cleared (all 0s).







Serial In/Parallel out Shift Register



Example 9-2


Show the states of the 4-bit register (SRG 4) for the data input and clock waveforms in Figure 9–9(a). The register initially contains all 1s.






The register contains 0110 after four clock pulses


Parallel In serial Out Shift Register




Show the data-output waveform for a 4-bit register with the parallel input data and the clock and SHIFT/LOAD waveforms given in Figure 9–13(a). Refer to Figure 9–12(a) for the logic diagram.



Parallel In/ Parallel out Register




Bidirectional shift Register




Example 9-4

Determine the state of the shift register of Figure 9–19 after each clock pulse for the given $RIGHT/\overline{LEFT}$ control input waveform in Figure 9–20(a). Assume that $Q_0 = 1$, $Q_1 = 1$, $Q_2 = 0$, and $Q_3 = 1$ and that the serial data-input line is LOW.




4-bit Johnson Counter




CLOCK PULSE	Q ₀	Q_1	Q2	Q_3	
0	0	0	0	0 -	
1	1	0	0	0	
2	1	1	0		
3	1	1	1	0	
4	1	1	I		
5	0	1	1	1	
6	0	0	i	1	
7	0	0	0		


5-bit Johnson Counter



CLOCK PULSE	Q ₀	Q ₁	Q_2	Q_3	Q ₄
0	0	0	0	0	0 🦏
1	1	0	0	0	0
2	1	1	0	0	0
3	1	1	1	0	0
4	1	1	1	1	0
5	1	1	1	1	1
6	0	1	1	1	1
7	0	0	1	1	1
8	0	0	0	1	1
9	0	0	0	0	1



10-bit Ring Counter



CLOCK PULSE	Q_0	Q_1	Q_2	Q_3	Q_4	Q ₅	Q_{δ}	Q_7	Q_8	Q,
0	1	0	0	0	0	0	0	0	0	0 -
1	0	1	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0	0	0
3	0	0	0	1	0	0	0	0	0	0
4	0	0	0	0	1	0	0	0	0	0
5	0	0	0	0	0	1	0	0	0	0
6	0	0	0	0	0	0	1	0	0	0
7	0	0	0	0	0	0	0	1	0	0
8	0	0	0	0	0	0	0	0	1	0
9	0	0	0	0	0	0	0	0	0	1 -