

Shift Registers

Contents:


✓ Shift Register

✓ Shift Register Counter

Shift Register

A register is a digital circuit with two basic functions


- Data storage
- Data shifting or data transfer or data movement




Data Shifting




(a) Serial in/shift right/serial out




(b) Serial in/shift left/serial out




(c) Parallel in/serial out




(d) Serial in/parallel out



(e) Parallel in/parallel out




(f) Rotate right




(g) Rotate left


Serial In/ Serial Out Shift Registers




Serial In




Serial In



Serial Out





Serial Out



Example 9-1


Show the states of the 5-bit register in Figure 9-6(a) for the specified data input and clock waveforms. Assume that the register is initially cleared (all 0s).






Data bits stored
after five
clock pulses

Serial In/Parallel out Shift Register




(a)




(b)

Example 9-2


Show the states of the 4-bit register (SRG 4) for the data input and clock waveforms in Figure 9-9(a). The register initially contains all 1s.






The register contains 0110 after four clock pulses

Parallel In serial Out Shift Register




Show the data-output waveform for a 4-bit register with the parallel input data and the clock and $\overline{SHIFT/LOAD}$ waveforms given in Figure 9-13(a). Refer to Figure 9-12(a) for the logic diagram.


Example 9-3



Parallel In/ Parallel out Register




Bidirectional shift Register




Example 9-4

Determine the state of the shift register of Figure 9-19 after each clock pulse for the given $RIGHT/LEFT$ control input waveform in Figure 9-20(a). Assume that $Q_0 = 1$, $Q_1 = 1$, $Q_2 = 0$, and $Q_3 = 1$ and that the serial data-input line is LOW.



Shift Register Counters

4-bit Johnson Counter



CLOCK PULSE	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1

The diagram illustrates a 5-bit shift register implemented with five D flip-flops, labeled FF0, FF1, FF2, FF3, and FF4. Each flip-flop has a data input (D), a clock input (C), and a data output (Q). The outputs are labeled Q_0 , Q_1 , Q_2 , Q_3 , and Q_4 respectively. The clock input (CLK) is connected to the clock input (C) of all flip-flops. The data input (D) of FF0 is connected to the output Q_4 , and the data input (D) of each subsequent flip-flop (FF1 to FF4) is connected to the output of the previous flip-flop (Q_{i-1} to Q_i). This configuration shifts the data from right to left on each clock edge.

CLOCK PULSE	Q_0	Q_1	Q_2	Q_3	Q_4
0	0	0	0	0	0
1	1	0	0	0	0
2	1	1	0	0	0
3	1	1	1	0	0
4	1	1	1	1	0
5	1	1	1	1	1
6	0	1	1	1	1
7	0	0	1	1	1
8	0	0	0	1	1
9	0	0	0	0	1

Shift Register Counters

FIGURE 9-24

Timing sequence for a 4-bit Johnson counter.






FIGURE 9-25

Timing sequence for a 5-bit Johnson counter.



Shift Register Counters

10-bit Ring Counter

[illegible]