

Combinational Logic with MSI and LSI

Contents:

- ✓ Binary Parallel Adder.
- ✓ BCD Adder.
- ✓ Magnitude Comparator.
- ✓ Decoders.
- ✓ Encoders.
- ✓ Multiplexer
- ✓ Demultiplexer.

Subscript i	4	3	2	1	
Input carry	0	1	1	0	C_i
Augend	1	0	1	1	A_i
Addend	0	0	1	1	B_i
Sum	1	1	1	0	S_i
Output carry	0	0	1	1	C_{i+1}

Fig. 2: Addition of A=1011 and B=0011

Figure-3, shows the interconnection of four full-adder (FA) circuits to provide a 4-bit binary parallel adder. The augend bits of A and the addend bits of B are designated by subscript numbers from right to left. The input carry to adder is C1 and the output carry is C5.





Fig. 3: 4-bit full adders

Excess-3 code = BCD Code + (0011)₂



4

Analysis:
 If $M=1$, then
 $A + (1\text{'s complement of } B) + 1$
 appears as the result
 If $M=0$, then
 $A + B$ appears as the result.



Binary Parallel Adder (Cont.)

Carry Propagation:

- Since each bit of the sum output depends on the value of the input carry, the value of S_i in any given stage in the adder will be in its steady-state final value only after the input carry to that stage has been propagated.
- Consider output **S4**, inputs **A4** and **B4** reach a steady value as soon as input signals are applied to the adder. But input carry **C4** does not settle to its final steady-state value until **C3** is available in its steady-state value. Similarly, **C3** has to wait for **C2**, and soon down to **C1**. Thus only after carry propagates through all stages will be the last output **S4** and carry **C5** settle to their final steady-state value.




Fig. 5: 4-bit parallel adder

The diagram illustrates the logic for generating the next carry signal C_{i+1} based on the current inputs A_i and B_i and the carry-in C_i . The propagate signal P_i is the XOR of A_i and B_i . The generate signal G_i is the AND of A_i and B_i . The next carry signal C_{i+1} is the OR of G_i and the AND of P_i and C_i .

[illegible]

Binary Parallel Adder (Cont.)

Carry Propagation (Cont...):

- There are several techniques for reducing the carry propagation time in a parallel adder.

The most widely used technique employs the principle of Look-ahead carry.

- From previous circuit (Fig. 6), we can define two new variables,
- $$\begin{aligned} P_i &= A_i \oplus B_i \\ G_i &= A_i B_i \end{aligned}$$

The output sum and carry can be expressed as:

$$\begin{aligned} S_i &= P_i \oplus C_i \\ C_{i+1} &= G_i + P_i C_i \end{aligned}$$

- G_i is called a **carry generate** and it produces an output carry when both A_i and B_i are one, regardless of the input carry. P_i is called a **carry propagate** because it is the term associated with the propagation of the carry from C_i to C_{i+1}

- We now write the Boolean function for the carry output of each stage:

$$C_2 = G_1 + P_1 C_1$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2(G_1 + P_1 C_1) = G_2 + P_2 G_1 + P_2 P_1 C_1$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1$$

Binary Parallel Adder (Cont.)

Carry Propagation (Cont....): Note that C_4 does not have to wait for C_3 and C_2 to propagate, in fact, C_4 is propagated at the same time as C_2 and C_3 .




Fig. 7: Logic Diagram of a look-ahead carry generator

[illegible]

- [illegible]

- $$C = K + Z_8Z_4 + Z_8Z_2$$

$$C = K + Z_8Z_4 + Z_8Z_2$$

BCD Adder

C=0, when binary sum is less or equal to 1001. In this case binary sum and BCD sum are same. So, nothing is added to the binary sum.

C=1, when binary sum is greater than 1001. binary 0110 is added to the binary sum through the bottom 4-bit binary adder to convert the binary sum into BCD sum.




Fig. 9: Block diagram of a BCD adder



- $$B = B_3 B_2 B_1 B_0$$

- $$x_i = A_i B_i + \dot{A} \dot{B} \quad , \quad i=0,1,2,3$$

14

If this term is 1, it means $A_3=1$ and $B_3=0$. As in most significant bit, A is greater than B, we conclude $A>B$.








Decoders

Definition:

- A **decoder** is a combinational circuit that converts binary information from **n input lines** to a maximum of **2^n unique output lines**.
- If n-bit decoded information has unused or don't-care combinations, the decoder output will have less than 2^n outputs.
- The decoders presented here are called n-to-m line decoders where $m \leq 2^n$. Their purpose is to generate the 2^n (or less) minterms of n input variables.



Decoders

Application:

Decoders are greatly used in applications where the particular output or group of outputs to be activated only on the occurrence of a specific combination of input levels. Some important application of decoder circuit is given below-

- **Address Decoders:** Amongst its many uses, a decoder is widely used to decode the particular memory location in the computer memory system. Decoders accept the address code generated by the CPU which is a combination of address bits for a specific location in the memory.
- **Instruction Decoder:** Another application of the decoder can be found in the control unit of the central processing unit. This decoder is used to decode the program instructions in order to activate the specific control lines such that different operations in the ALU of the CPU are carried out.

- The three inputs are decoded into eight outputs, **each output representing one of the minterms** of the 3-input variables.
- A particular application of this decoder would be a **binary-to-octal conversion**. The input variable may represent a binary number and the outputs will then represent the eight digits in the octal number system

Example 5-2: Design a BCD-to-decimal decoder

[illegible]

-
- | | | y | | | | |
|---|----|-------|-------|-------|-------|-------|
| | | yz | 00 | 01 | 11 | 10 |
| w | x | 00 | D_0 | D_1 | D_3 | D_2 |
| | 01 | D_4 | D_5 | D_7 | D_6 | |
| | 11 | X | X | X | X | |
| | 10 | D_8 | D_9 | X | X | |

- $$D_5 = xy'z \quad D_6 = xyz' \quad D_7 = xyz \quad D_8 = wz' \quad D_9 = wz$$

From the truth table of the full-adder circuit , we obtain the functions for this circuit in sum of minterms:

The diagram shows a 3x8 decoder with inputs x (2^2), y (2^1), and z (2^0). The decoder has eight outputs labeled 0 through 7. Two 3-input OR gates are used to produce the final outputs S and C . The first OR gate, which produces S , has inputs from decoder outputs 1, 2, and 3. The second OR gate, which produces C , has inputs from decoder outputs 5, 6, and 7.

$$C = \Sigma(3,5,6,7)$$

The output lines generate the binary code corresponding to the input value.

Truth Table of binary to octal encoder.

From the truth table:

- 26

Boolean function of output variables

$$x = D_4 + D_5 + D_6 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7$$






Fig. Octal to binary encoder

- 2^n input lines and n selection lines whose bit combinations determine which input is selected.
- A multiplexer is also called a data selector, since it selects one of many inputs and steers the binary information to the output line.




4-line to 1-line multiplexer



(a) Logic diagram


s_1	s_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

(b) Function table



(c) Block diagram

Implementation of Boolean function $F(A, B, C) = \sum(1, 3, 5, 6)$ by multiplexer



(a) Multiplexer implementation

Minterm	A	B	C	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

(b) Truth table

	I_0	I_1	I_2	I_3
A'	0	①	2	③
A	4	⑤	⑥	7
	0	1	A	A'

(c) Implementation table



Implementation of Boolean function $F(A, B, C, D) = \sum(0, 1, 3, 4, 8, 9, 15)$ by multiplexer



The diagram shows an 8x1 MUX with inputs I_0 through I_7 and select lines s_2, s_1, s_0 . The output is $Y = F$. The inputs are connected as follows:

- I_0 and I_1 are connected to logic 1.
- I_2 and I_3 are connected to logic 0.
- I_4 is connected to the output of a NOT gate.
- I_5 is connected to logic 1.
- I_6 is connected to logic 0.
- I_7 is connected to input A .

The select lines are connected to inputs B, C, D respectively:


- s_2 is connected to B .
- s_1 is connected to C .
- s_0 is connected to D .





De-multiplexer

Decoder with enable/demultiplexer circuits can be connected together to form a larger decoder circuit. Fig. shows two 3X8 decoders with enable inputs connected to form a 4X16 decoder.




Read-Only Memory (ROM)

- A decoder generates the 2^n minterms of the n input variable. By inserting OR gates to sum the minterms of Boolean functions, we are able to generate any desired combinational circuit.
- A read-only memory (ROM) is a device that includes both the decoder and the OR gates within a single IC package. The connections between the outputs of the decoder and the inputs of the OR gates can be specified for each particular configuration by “programming” the ROM.
- A ROM is essentially a memory (or storage) device in which a fixed set of binary information is stored.
- The binary information must first be specified by the user and is then embedded in the unit to form the required interconnection pattern. ROM's come with special internal links that can be fused or broken. The desired interconnection for a particular application requires that certain links be fused to form the required circuit paths. Once a pattern is established for a ROM, it remain fixed even when power is turned off and then on again.

- n
- inputs

Internally, the ROM is a combinational circuit with AND gates connected as a decoder and a number of OR gates equal to the number of outputs in the unit. Figure shows the logic construction of a 32X4 ROM.




Combinational Logic Implementation


Implement the following combinational circuit with a 4X2 ROM

$$F_1(A_1, A_0) = \Sigma(1, 2, 3)$$

$$F_2(A_1, A_0) = \Sigma(0, 2)$$



ROM with AND-OR gates



ROM with AND-OR-INVERT gates

Output B0 is always equal to input A0; so there is no need to generate B0 with a ROM since it is equal to an input variable. Moreover, output B1 is always 0, so this outputs is always known.


Programmable Logic Array (PLA)

Why PLA?

- A combinational circuit may occasionally have don't care conditions. When implemented with a ROM, a don't care condition becomes an address input that will never occur. The words at the don't care addresses need not be programmed and may be left in their original state (all 0's or all 1's). The result is that not all the bit patterns available in the ROM are used, which may be considered as waste of available equipment.
- For example, a combinational circuit that converts a 12-bit card code to a 6-bit internal alphanumeric code.
 - * It consists 12 inputs and 6 outputs. The size of the ROM must be 4096×6 ($2^{12} \times 6$).
 - * There are only 47 valid entries for the card code, all other input combinations are don't care. The remaining 4049 words of ROM are not used and are thus wasted.
- So, **for cases where the number of don't care conditions is excessive**, it is more economical to use a second type of LSI component called Programmable Logic Array (PLA).

Programmable Logic Array (PLA)

- PLA does not provide full decoding of the variables and does not generate all the minterms as in the ROM.
- A block diagram is shown in fig. It consists n inputs, m -outputs, k product terms and m sum terms. The product terms constitute a group of k AND gates and the sum terms constitute a group of m OR gates.



Links between all n inputs and their complement values to each of the AND gates.

$2n \times k$ links

Links between outputs of the AND gates and the inputs of the OR gates.

$k \times m$ links

Links to generate AND-OR form or, AND-OR-INVERT form


m links

- The number of programmed links is $2n \times k + k \times m + m$, whereas that of a ROM is $2^n \times m$

Implementation of combinational circuit by PLA.

$$F_1 = AB' + AC$$

$$F_2 = AC + BC$$



- PLA may be mask-programmable or field programmable.
- With a **mask programmable PLA**, the customer must submit a PLA program table to the manufacturer. This table is used by the vendor to produce a custom-made PLA that has the required internal paths between inputs and outputs.
- A second type of PLA available is called **field programmable logic array or FPLA**. The FPLA can be programmed by the user by means of certain recommended procedure. Commercial hardware programmable units are available for use in conjunction with certain FPLAs