POLITECHNIKA WROCŁAWSKA WYDZIAŁ INFORMATYKI I TELEKOMUNIKACJI



Organizacja i Architektura Komputerów

Sprawozdanie z Zadania Projektowego: Sumatory modularne (1)

Student: Michał Zajdel 263932

Kuba Starościak 264461

WROCŁAW, KWIECIEŃ 2024

Spis treści

1	Wst	tęp	4			
	1.1	Cele projektu	4			
	1.2	Opis implementacji	4			
2	Zał	ożenia projektowe	5			
	2.1	System resztkowy	5			
	2.2	Sumator modulo $2^n - K$	5			
	2.3	Sumator modulo $2^n + K$	6			
	2.4	Fazy przetwarzania	7			
3	Tes	ty funkcjonalności	9			
4	Nap	ootkane Problemy	9			
5	Wn	nioski 9				
6	Imp	olementacje	9			
	6.1	Python	9			
	6.2	Verilog	19			
	6.3	Logisim Evolution	27			
	6.4	Promty wykorzystane w rozmowie z chatGPT	71			
7	Źró	dła	7 6			
L	isti	ngs				
	6.1	Sumator Ladnera-Fischera (Python)	9			
	6.2	Wersja $2^n - k$ (Python)	13			
	6.3	Wersja $2^n + k$ (Python)	16			
	6.4	Sumator w języku Verilog	19			
	6 5	Ctmuletuna Figalana	27			

1 Wstęp

Poniższe sprawozdanie zawiera opis implementacji sumatora modularnego Hiasata. Jest to układ wykonujący dodawanie binarne w określonym pierścieniu modularnym. Zaprojektowany układ logiczny, według badań przedstawionych w artykule wykazuje między 13% a 33% większą efektywność pod względem powierzchni, propagacji, mocy i energii względem innych sumatorów modularnych.

1.1 Cele projektu

Wykonanie projektu obejmowało poniże cele:

- Zrozumienie koncepcji zaprezentowanej w artykule Ahmeda Hiasata
- Implementacja proponowanego w artykule rozwiązania w wybranym języku programowania
- Implementacja układu w języku opisu sprzętu Verilog

1.2 Opis implementacji

Implementacja układu została wykonana w następujących wariantach:

- wersja wysokopoziomowa Symulacja działania układu w języku Python
- wersja HDL implementacja układu $2^n k$, w języku Verilog
- W symulatorze układów cyfrowych zbudowanie układu w programie Logisim Evolution

Sumator w wersji w pythonie, oraz w verilogu działa dynamicznie – N w wersji Python jest ustawione automatycznie - w zależności od ilości bitów większej liczby dodawanej, k ustawiane są dynamicznie. W wersji werilog i N i k są ustawiane dynamicznie

2 Założenia projektowe

2.1 System resztkowy

System resztkowy to metoda przedstawiania liczb, oparta na wykorzystaniu reszt z dzielenia przez określony zestaw modułów. Każda liczba jest reprezentowana poprzez swoje reszty w poszczególnych modułach. Dzięki zastosowaniu tego systemu możliwe jest równoległe wykonywanie operacji arytmetycznych, co skutkuje znacznym skróceniem czasu potrzebnego na poszczególne działania, szczególnie przy operacjach na dużych liczbach. W przypadku implementacji tego systemu w sprzęcie, istotnym elementem są sumatory modułowe, które umożliwiają dodawanie liczb, zachowując jednocześnie wyniki w zakresie określonym przez zastosowane modulo. Ahmed Hiasat zaproponował w swoim artykule nową metodę implementacji ogólnego sumatora modułowego z zastosowaniem modulo $2^n \pm K$.

2.2 Sumator modulo $2^n - K$

Przyjmując założenie, że n to dodatnia liczba całkowita, m_1 to moduł o postaci $2^n - K$, gdzie K mieści się w przedziale od 3 do $2^{n-1} - 1$, a A i B to n-bitowe liczby całkowite mniejsze od m_1 , wzór na sumę S można zapisać w następujący sposób:

$$S = \langle A + B \rangle_{m_1} \tag{2.1}$$

$$S = \begin{cases} A+B & \text{jeżeli } A+B < m_1 \\ A+B-(2^n-K) & \text{jeżeli } A+B \geqslant m_1 \end{cases}$$
 (2.2)

Po zastosowaniu modulo 2^n dla obu przypadków otrzymujemy równanie:

$$S = \begin{cases} \langle A + B \rangle_{2^n} & \text{jeżeli } c_{out} = 0\\ \langle A + B + K \rangle_{2^n} & \text{jeżeli } c_{out} = 1 \end{cases}$$
 (2.3)

2.3 Sumator modulo $2^n + K$

Zakładając, że n jest liczbą naturalną, m_2 jest modułem w postaci 2n+K, gdzie $3 \le K \le 2^{n-1}-1$, a A i B są n-bitowymi liczbami naturalnymi mniejszymi od m_2 to wzór na sumę S można zapisać za pomocą następującego wzoru:

$$S = \langle A + B \rangle_{m_2} \tag{2.4}$$

$$S = \begin{cases} A+B & \text{jeżeli } A+B < m_2\\ A+B-(2^n-K) & \text{jeżeli } A+B \geqslant m_2 \end{cases}$$
 (2.5)

$$S = \begin{cases} \langle A + B \rangle_{2^{n+1}} & \text{jeżeli } c_{out} = 0\\ \langle A + B + \widetilde{K} \rangle_{2^{n+1}} & \text{jeżeli } c_{out} = 1 \end{cases}$$
(2.6)

$$\widetilde{K} = 2^n - K \tag{2.7}$$

Po zastosowaniu modulo 2^n dla obu przypadków otrzymujemy równanie: Przy obliczaniu wartości cout stosuje się logiczną sumę najbardziej znaczących bitów przeniesienia, które wynikają z dwóch składowych równań w układzie. Kolejne etapy działania sumatora są identyczne jak w przypadku sumatora modulo $2^n - K$, z wyjątkiem tego, że dla sumatora $2^n + K$ przy n = 6 należy użyć struktury sumatora $2^n - K$ dla n = 7, a zamiast K należy używać wektora przedstawionego poniżej.

2.4 Fazy przetwarzania

• Faza wstępnego przetwarzania:

$$A = a_{n-1}, ..., a_1, a_0 (2.8)$$

$$B = b_{n-1}, \dots, b_1, b_0 \tag{2.9}$$

$$H = h_{n-1}, ..., h_1 h_0$$

 $h_i = a_i \oplus b_i$ (2.10)

$$G = g_{n-1}, ..., g_1 g_0$$

$$g_i = a_i \wedge b_i$$
(2.11)

$$P = p_{n-1}, ..., p_1 p_0$$

$$p_i = a_i \lor b_i$$
(2.12)

$$\widetilde{K} = 0k_{n-2}, \dots, k_1, k_0 \tag{2.13}$$

$$A' = a'_{n-1}, ..., a'_1 a'_0 (2.14)$$

$$a_i' = \begin{cases} a_i \oplus b_i & \text{jeżeli } k_i = 0\\ a_i \odot b_i & \text{jeżeli } k_i = 1 \end{cases}$$
 (2.15)

$$B' = b'_n b'_{n-1}, \dots, b'_1 0 (2.16)$$

$$b'_{i+1} = \begin{cases} a_i \wedge b_i & \text{jeżeli } k_i = 0\\ a_i \vee b_i & \text{jeżeli } k_i = 1 \end{cases}$$
 (2.17)

$$H' = h'_{n-1}, ..., h'_1 h'_0 h'_i = a'_i \oplus b'_i$$
(2.18)

$$G' = g'_{n-1}, ..., g'_1 g'_0$$

$$g'_i = a'_i \wedge b'_i$$
(2.19)

$$P' = p'_{n-1}, ..., p'_1 p'_0$$

$$p'_i = a'_i \lor b'_i$$
(2.20)

• Faza Parallel-Prefix

$$p_{i,i-1} = p_i \wedge p_{i-1} p'_{i,i-1} = p'_i \wedge p'_{i-1}$$
(2.21)

$$g_{i,i-1} = g_i \lor (g_{i-1} \land p_i)$$

$$g'_{i,i-1} = g'_i \lor (g'_{i-1} \land p'_i)$$
(2.22)

• Faza obliczania sumy

$$c_{out} = c'_{n-1} \lor c_{n-1} \tag{2.23}$$

$$s_0 = h_0 (2.24)$$

$$S = \begin{cases} h_i \oplus c_{i-1} & \text{jeżeli } c_{out} = 0\\ h'_i \oplus c'_{i-1} & \text{jeżeli } c_{out} = 1 \end{cases}$$
 (2.25)

3 Testy funkcjonalności

Zaprojektowane układy zostały poddane manualnemu testowaniu. Po wprowadzeniu, przez osobę testującą, wartości a, b i k, wynik był porównywany za oczekiwanym przez testującego. Zostało wykonane około 100 testów dla różnych wartości dodawanych liczb, k oraz n (Implementacja w językach python i verilog)). Wszystkie testy zwróciły oczekiwany wynik w implementacji Python. Testy dla liczb o n mniejszym niż 6 w Verilog nie okazały się poprawne.

4 Napotkane Problemy

Podczas implementacji układu, wykryty został błąd - w strukturze przedstawionej w artykule, wybieranie bitu c_{out} odbywa się tylko na podstawie bitu wektora przeniesienia prim c'_{n-1} , jednak w tej sytuacji układ nie zawsze wykaże poprawny wynik. Bit c_{out} został więc otrzymany przy pomocy bramki OR.

5 Wnioski

W ramach projektu zostały zrealizowane jego założenia. Implementacja wysokopoziomowa, układ w symulatorze układów cyfrowych tak jak i implementacja w języku Verilog zwracają odpowiednie wyniki.

6 Implementacje

6.1 Python

Implementacja sumatorów w języku Python

Listing 6.1: Sumator Ladnera-Fischera (Python)

```
from array import *

from math import ceil, log2

def run(number_1 , number_2):

num_1_Bits = bitify(number_1)

num_2_Bits = bitify(number_2)
```

```
num_1_Bits.reverse()
     num_2_Bits.reverse()
     max_length = max(len(num_1_Bits), len(num_2_Bits))
11
     num_1_Bits = num_1_Bits + [False] * (max_length - len
        (num_1_Bits))
     num_2_Bits = num_2_Bits + [False] * (max_length - len
        (num_2_Bits))
     #preprocessing stage
     H, P, G = preProcessingStage(num_1_Bits, num_2_Bits)
     print(H)
     #parrarel-prefix stage
     C = parallelPrefixStage(H, P, G, max_length)
19
     print(C)
     #Sum
     S = SumCopmutationStage(H, C)
     printNum(num_1_Bits)
24
     printNum(num_2_Bits)
     printNum(S)
28 def preProcessingStage(number_1_Bit, number_2_Bit):
     H = \lceil \rceil
     P = []
     G = []
     for bit1, bit2 in zip(number_1_Bit, number_2_Bit):
          H.append(XOR(bit1, bit2))
         P.append(OR(bit1, bit2))
          G.append(AND(bit1, bit2))
     return H, P, G
```

```
41 def parallelPrefixStage(H, P, G, n):
      logic = []
     for i in range (0, n):
          tupel = bitify(i)
44
          tupel = [False] * (n - len(tupel)) + tupel
45
          tupel.reverse()
          logic.append(tupel)
47
      C = []
      Pairs = [[[G[0], P[0]]] * ceil(log2(n))]
49
      for i in range (1, n):
50
          pi = False
          gi = False
52
          for j in range (0, ceil(log2(n))):
              if logic[i][j]:
54
                   if j == 0:
55
                       pi = P_i(P[i], P[i-1])
                       gi = G_i(G[i], G[i - 1], P[i])
57
                       Pairs.insert(i, [[gi,pi]])
                   else:
59
                       k = i
60
                       while logic[k][j]:
                           k = 1
62
                       gi = G_i(Pairs[i][j-1][0], Pairs[k][j
                          -1][0], Pairs[i][j-1][1])
                       pi = P_i(Pairs[i][j-1][1], Pairs[k][j
64
                          -1][1])
                       Pairs[i].append([gi,pi])
65
              else:
                   if j == 0:
                       pi = P[i]
68
                       gi = G[i]
                       Pairs.insert(i, [[gi,pi]])
70
                   else:
71
                       pi = Pairs[i][j-1][1]
                       gi = Pairs[i][j-1][0]
73
```

```
Pairs[i].append([gi,pi])
      for list in Pairs:
          C. append (list[ceil(log2(n))-1][0])
      return C
81 def SumCopmutationStage(H,C):
      S = [H[0]]
      for i in range(1,len(H)):
          S.append(XOR(H[i],C[i-1]))
      if (C[len(C) - 1]):
          S.append(C[len(C) - 1])
      return S
89 def bitify(number):
      inBits = []
      numberBinary = "{0:b}".format(number)
      for char in numberBinary:
          if char == '1':
              inBits.append(True)
          else: inBits.append(False)
      return inBits
98 def AND(bit1, bit2):
      return bit1 and bit2
def OR(bit1, bit2):
      return bit1 or bit2
104 def XOR(bit1, bit2):
      return (bit1 and not bit2) or (not bit1 and bit2)
def P_i (Pi, prev_Pi):
return AND(Pi, prev_Pi)
```

```
109
110 def G_i (Gi, prev_Gi, Pi):
111    return OR(Gi,AND(prev_Gi,Pi))
112
113 def printNum(inBits):
114    numString = ""
115    for char in reversed(inBits):
116         if char:
117         numString += '1'
118         else: numString += '0'
119    print(numString)
```

Listing 6.2: Wersja $2^n - k$ (Python)

```
import LadnerFischer as og
2 from array import *
3 from math import ceil, log2
5 def run(number_1, number_2, k):
     num_1_Bits = og.bitify(number_1)
     num_2_Bits = og.bitify(number_2)
     k_Bits = og.bitify(k)
     num_1_Bits.reverse()
11
     num_2_Bits.reverse()
12
     k_Bits.reverse()
13
14
     max_length = max(len(num_1_Bits), len(num_2_Bits))
     og_Length = max_length
16
     num_1_Bits = num_1_Bits + [False] * (max_length - len
        (num_1_Bits))
     num_2_Bits = num_2_Bits + [False] * (max_length - len
        (num_2_Bits))
     k_Bits = k_Bits + [False] * (max_length - len(k_Bits)
```

```
)
     num_1_prim_Bits , num_2_prim_Bits = numsPrim(
        num_1_Bits, num_2_Bits, k_Bits)
     #preprocessing stage
     H, P, G = og.preProcessingStage(num_1_Bits,
        num_2_Bits)
     H_prim , P_prim , G_prim = og.preProcessingStage(
        num_1_prim_Bits, num_2_prim_Bits)
     #parrarelprefix stage
     C = og.parallelPrefixStage(H,P,G, max_length)
     C_prim = og.parallelPrefixStage(H_prim, P_prim,
        G_prim , max_length)
     C_out = og.OR(C[og_Length-1],C_prim[og_Length-1])
     if False:
34
         #print("NUM1Prim")
         #print(num_1_prim_Bits)
         #print("NUM2Prim")
         #print(num_2_prim_Bits)
         print(C)
         print(C_prim)
     #sumcompstage
42
     S = SumCopmutationStage(H, C, H_prim, C_prim, C_out)
     if True:
         print("Liczba 1:")
         og.printNum(num_1_Bits)
         print("Liczba 2:")
         og.printNum(num_2_Bits)
         print("Modulo:")
```

```
print(2**(len(num_1_Bits)) - k)
          print("Wynik")
          og.printNum(S)
54
55
     numsPrim(number_1_Bit, number_2_Bit, modulo_bits):
     num1Prim = []
     num2Prim = [False]
     for i in range(0,len(number_1_Bit)):
          if modulo_bits[i]:
              num1Prim.append(not og.XOR(number_1_Bit[i],
62
                 number_2_Bit[i]))
              num2Prim.append(og.OR(number_1_Bit[i],
63
                 number_2_Bit[i]))
          else:
64
              num1Prim.append(og.XOR(number_1_Bit[i],
65
                 number_2_Bit[i]))
              num2Prim.append(og.AND(number_1_Bit[i],
66
                 number_2_Bit[i]))
     num2Prim.pop()
     return num1Prim, num2Prim
68
70 def SumCopmutationStage(H, C, H_prim, C_prim, C_out):
     S = \lceil \rceil
     if not C_out:
          S.append(H[0])
73
     else:
          S.append(H_prim[0])
76
     for i in range(1, len(H)):
          if not C_out:
              S.append(og.XOR(H[i],C[i-1]))
79
          else:
              S.append(og.XOR(H_prim[i], C_prim[i-1]))
81
```

Listing 6.3: Wersja $2^n + k$ (Python)

```
import LadnerFischer as og
2 from array import *
3 from math import ceil, log2
5 def run(number_1, number_2, k):
     num_1_Bits = og.bitify(number_1)
     num_2_Bits = og.bitify(number_2)
     num_1_Bits.reverse()
     num_2_Bits.reverse()
     max_length = max(len(num_1_Bits), len(num_2_Bits))
     og_Length = max_length
     k_Bits = og.bitify(2**(max_length+1) -k)
     k_Bits.reverse()
     num_1_Bits = num_1_Bits + [False] * (max_length - len
        (num_1_Bits) + 1)
     num_2_Bits = num_2_Bits + [False] * (max_length - len
        (num_2Bits) + 1)
     k_Bits = k_Bits + [False] * (max_length - len(k_Bits)
         + 1)
     k_Bits[max_length] = False
     num_1_prim_Bits , num_2_prim_Bits = numsPrim(
       num_1_Bits, num_2_Bits, k_Bits)
```

```
#preprocessing stage
27
     H, P, G = og.preProcessingStage(num_1_Bits,
        num_2_Bits)
      H_prim , P_prim , G_prim = og.preProcessingStage(
29
         num_1_prim_Bits, num_2_prim_Bits)
30
      #parrarelprefix stage
31
      C = og.parallelPrefixStage(H,P,G, max_length)
32
      C_prim = og.parallelPrefixStage(H_prim, P_prim,
33
         G_prim, max_length)
      C_out = og.OR(C_prim[og_Length-1],C_prim[og_Length
34
         -17)
35
      if False:
36
          print("NUM1")
          print(num_1_Bits)
38
          print("NUM2")
          print(num_2_Bits)
40
          print("MOD")
41
          print(k_Bits)
          print("NUM1Prim")
43
          print(num_1_prim_Bits)
          print("NUM2Prim")
          print(num_2_prim_Bits)
46
          print("GPrim")
          print(G_prim)
48
          print("PPrim")
          print(P_prim)
          print("HPrim")
51
          print(H_prim)
          print("H")
53
          print(H)
54
          print("cout")
          print(C_out)
56
```

```
#sumcompstage
     S = SumCopmutationStage(H, C, H_prim, C_prim, C_out)
60
     if True:
         print("Liczba 1:")
         og.printNum(num_1_Bits)
         print("Liczba 2:")
         og.printNum(num_2_Bits)
         print("Wynik")
         og.printNum(S)
71 def numsPrim(number_1_Bit, number_2_Bit, modulo_bits):
     num1Prim = []
     num2Prim = [False]
     for i in range(0,len(number_1_Bit)):
          if modulo_bits[i]:
              num1Prim.append(not og.XOR(number_1_Bit[i],
                number_2_Bit[i]))
              num2Prim.append(og.OR(number_1_Bit[i],
                number_2_Bit[i]))
         else:
              num1Prim.append(og.XOR(number_1_Bit[i],
                number_2_Bit[i]))
              num2Prim.append(og.AND(number_1_Bit[i],
                number_2_Bit[i]))
     num2Prim.pop()
     return num1Prim, num2Prim
84 def SumCopmutationStage(H, C, H_prim, C_prim, C_out):
     S = []
     if not C_out:
         S.append(H[0])
```

6.2 Verilog

Listing 6.4: Sumator w języku Verilog

```
nodule SumCoputationZero(
     input H,
     input H_prim,
     input C_out,
     output S
6);
     assign S = (C_out == 1'b1)? H : H_prim;
8 endmodule
nodule SumCoputationNormal(
     input H,
     input H_prim,
     input C,
     input C_prim,
     input C_out,
     output S
17);
     assign S = (C_out == 1'b1)? H ^ C : H_prim ^ C_prim;
19 endmodule
```

```
_{21} module SumComputation #(parameter N = 8) (
     input [N :0] C,
     input [N :0] C_prim,
     input [N - 1:0] H,
     input [N - 1:0] H_prim,
     output [N - 1 : 0] sum
28);
     genvar i;
     SumCoputationZero zero(
          .H(H[0]),
31
          .H_prim(H_prim[0]),
          .C_out(C[N] | C_prim[N]),
33
          .S(sum[0])
     );
36
     for (i = 1; i < N; i = i + 1) begin
          SumCoputationNormal norm(
              .H(H[i]),
              .H_prim(H_prim[i]),
              .C(C[i]),
              .C_prim(C_prim[i]),
              .C_out(C[N] | C_prim[N]),
              .S(sum[i])
          );
     end
47 endmodule
49 module ParallelPrefixSingle (
     input G,
51
     input P,
     input P_prev,
     input G_prev,
     output G_out,
```

```
output P_out
56);
     assign P_out = P & P_prev;
     assign G_out = G | (G_prev & P);
59 endmodule
62 module ParallelPrefix #(parameter N = 8) (
     input [N -1 : 0] G,
     input [N -1 : 0] P,
     input [N -1 : 0] G_prim,
     input [N -1 : 0] P_prim,
     output [N : 0] C,
     output [N : 0] C_prim
70);
   parameter levels = $clog2(N);
     genvar i;
     genvar j;
73
     wire [N-1: 0] G_W[levels: 0], P_W[levels: 0],
        P_prim_W[levels: 0], G_prim_W[levels: 0];
75
76
     for (i = 0; i < N; i = i + 1) begin
77
          assign G_W[0][i] = G[i];
          assign G_prim_W[0][i] = G_prim[i];
         assign P_W[0][i] = P[i];
80
          assign P_prim_W[0][i] = P_prim[i];
     end
83
     for (i = 0; i < levels; i = i + 1) begin
          for (j = 0; j < N; j = j + 1) begin
85
              if(j[i+1] == 1'b1) begin
                  localparam index_of_Source = j - (j %
                     (2**i) + 1);
```

```
ParallelPrefixSingle prefixNormal(
                       .G(G_W[i][j]),
                       .P(P_W[i][j]),
91
                       .G_prev(G_W[i][index_of_Source]),
                       .P_prev(P_W[i][index_of_Source]),
                       .G_{out}(G_{W[i + 1][j])}
                       .P_out(P_W[i + 1][j])
                   );
96
                   ParallelPrefixSingle prefixPrim(
                       .G(G_prim_W[i][j]),
                       .P(P_prim_W[i][j]),
                       .G_prev(G_prim_W[i][index_of_Source])
101
                       .P_prev(P_prim_W[i][index_of_Source])
                       .G_out(G_prim_W[i + 1][j]),
                       .P_out(P_prim_W[i + 1][j])
104
                   );
105
               end
               else begin
108
               assign G_W[i+1][j] = G_W[i][j];
               assign G_prim_W[i+1][j] = G_prim_W[i][j];
110
               assign P_W[i+1][j] = P_W[i][j];
               assign P_prim_W[i+1][j] = P_prim_W[i][j];
112
               end
          end
      end
115
      assign C[0] = 0;
117
      assign C_prim[0] = 0;
118
      for (i = 1; i \le N; i = i + 1) begin
          assign C[i] = G_W[levels][i-1];
```

```
assign C_prim[i] = G_prim_W[levels][i-1];
      end
122
124 endmodule
module PreProcessingSingle (
      input num1,
      input num2,
129
      output H,
130
      output G,
131
      output P
132
133);
      assign H = num1 ^ num2;
      assign G = num1 & num2;
135
      assign P = num1 | num2;
137 endmodule
module PreProcessing #(parameter N = 8) (
      input [N - 1: 0] num1,
      input [N - 1: 0] num2,
141
      input [N - 1: 0] num1_prim,
142
      input [N : 0] num2_prim,
143
      output [N - 1: 0] H,
145
      output [N - 1: 0] G,
146
      output [N - 1: 0] P,
147
      output [N - 1: 0] H_prim,
148
      output [N - 1: 0] G_prim,
      output [N - 1: 0] P_prim
150
151);
152
      genvar i;
      for (i = 0; i < N; i = i + 1) begin
153
           PreProcessingSingle preprocessNorm(
               .num1(num1[i]),
155
```

```
.num2(num2[i]),
               .H(H[i]),
157
               .G(G[i]),
               .P(P[i])
159
          );
          PreProcessingSingle preprocessPrim(
162
               .num1(num1_prim[i]),
               . num2(num2_prim[i]),
164
               .H(H_prim[i]),
               . G(G_prim[i]),
               .P(P_prim[i])
167
          );
      end
170 endmodule
module numbersPrimSingle(
      input num1,
      input num2,
173
      input k,
174
175
      output num1_Prim,
      output num2_Prim
177
178);
      assign num1_Prim = (k == 1'b0) ? num1^num2 : ~(num1
          num2);
      assign num2_Prim = (k == 1'b0) ? (num1 & num2) : (
         num1 | num2);
181 endmodule
183 module numbersPrim #(parameter N = 8) (
      input [N-1 :0] number1,
      input [N-1:0] number2,
      input [N-1:0] k,
186
      output [N-1: 0] number1_prim,
```

```
output [N: 0] number2_prim
190);
      genvar i;
191
      assign number2_prim[0] = 1'b0;
192
      for (i = 0; i < N; i = i + 1) begin
193
           numbersPrimSingle lol(
                .num1(number1[i]),
195
                .num2(number2[i]),
                .k(k[i]),
197
                . num1_Prim(number1_prim[i]),
198
                .num2_Prim(number2_prim[i+1])
           );
200
      end
202 endmodule
204 module hello_world;
      parameter N = 6;
205
206
    reg [N - 1:0] a;
207
    reg [N - 1:0] b;
208
    reg [N - 1:0] k;
210
      wire [N - 1:0] a_prim;
211
      wire [N : 0] b_prim;
213
      wire [N - 1:0] H;
214
      wire [N - 1:0] G;
215
      wire [N - 1:0] P;
216
      wire [N - 1:0] H_prim;
218
      wire [N - 1:0] G_prim;
219
      wire [N - 1:0] P_prim;
220
221
      wire [N :0] C;
      wire [N :0] C_prim;
223
```

```
wire [N - 1 :0] SUM;
225
      numbersPrim #(N) numbers_Prim(
227
           .number1(a),
           .number2(b),
           .k(k),
230
           .number1_prim(a_prim),
           .number2_prim(b_prim)
232
      );
233
      PreProcessing #(N) preprocess(
235
           .num1(a),
           .num2(b),
           .num1_prim(a_prim),
           .num2_prim(b_prim),
240
           .H(H),
241
           . G(G),
           .P(P),
243
           . H_prim(H_prim),
           .G_prim(G_prim),
245
           .P_prim(P_prim)
246
      );
248
      ParallelPrefix #(N) parapre(
           . G(G),
250
           .P(P),
251
           .G_prim(G_prim),
           .P_prim(P_prim),
253
           .C(C),
           .C_prim(C_prim)
255
      );
256
      SumComputation #(N) sumcomp(
```

```
.H(H),
259
            .C(C),
260
            .H_prim(H_prim),
            .C_prim(C_prim),
262
            .sum(SUM)
263
       );
264
265
       initial begin
            a = 63;
267
         b = 0;
268
         k = 10;
270
            $display("Liczba 1: %d, Liczba 2: %d", a, b);
            #150;
272
            $display("Suma modulo: %d", SUM);
273
            #150;
       end
275
276
277 endmodule
```

6.3 Logisim Evolution

Implementacja sumatora w programie Logisim Evolution - plik .circ

Listing 6.5: Struktura Fischera

```
desc="#Plexers" name="2"/>
   desc="#Arithmetic" name="3"/>
   desc="#Memory" name="4"/>
   desc="#I/O" name="5"/>
14
   desc="#TTL" name="6"/>
   desc="#TCL" name="7"/>
   desc="#Base" name="8"/>
17
   desc="#BFH-Praktika" name="9"/>
   <lib desc="#Input/Output-Extra" name="10"/>
19
   desc="#Soc" name="11"/>
   <main name="main"/>
   <options>
22
     <a name="gateUndefined" val="ignore"/>
     <a name="simlimit" val="1000"/>
24
     <a name="simrand" val="0"/>
   </options>
   <mappings>
27
     <tool lib="8" map="Button2" name="Poke Tool"/>
     <tool lib="8" map="Button3" name="Menu Tool"/>
29
     <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
30
   </mappings>
   <toolbar>
32
     <tool lib="8" name="Poke Tool"/>
33
     <tool lib="8" name="Edit Tool"/>
34
     <tool lib="8" name="Wiring Tool"/>
35
     <tool lib="8" name="Text Tool"/>
     <sep/>
37
     <tool lib="0" name="Pin"/>
     <tool lib="0" name="Pin">
39
       <a name="facing" val="west"/>
40
       <a name="output" val="true"/>
     </tool>
42
     <sep/>
43
     <tool lib="1" name="NOT Gate"/>
     <tool lib="1" name="AND Gate"/>
```

```
<tool lib="1" name="OR Gate"/>
     <tool lib="1" name="XOR Gate"/>
47
     <tool lib="1" name="NAND Gate"/>
     <tool lib="1" name="NOR Gate"/>
49
     <sep/>
50
     <tool lib="4" name="D Flip-Flop"/>
51
     <tool lib="4" name="Register"/>
   </toolbar>
   <circuit name="main">
54
     <a name="appearance" val="logisim_evolution"/>
55
     <a name="circuit" val="main"/>
     <a name="circuitnamedboxfixedsize" val="true"/>
57
     <a name="simulationFrequency" val="1.0"/>
     <comp lib="0" loc="(2040,2570)" name="Constant">
59
       <a name="facing" val="south"/>
60
       <a name="value" val="0x0"/>
     </comp>
62
     <comp lib="0" loc="(2090,910)" name="Constant">
       <a name="facing" val="west"/>
64
       <a name="value" val="0x0"/>
65
     </comp>
     <comp lib="0" loc="(2100,330)" name="Pin">
67
       <a name="appearance" val="classic"/>
       <a name="facing" val="south"/>
       <a name="label" val="A6"/>
70
     </comp>
71
     <comp lib="0" loc="(2100,460)" name="Pin">
72
       <a name="appearance" val="classic"/>
       <a name="facing" val="south"/>
       <a name="label" val="B6"/>
75
     </comp>
     <comp lib="0" loc="(2130,330)" name="Pin">
77
       <a name="appearance" val="classic"/>
       <a name="facing" val="south"/>
       <a name="label" val="A5"/>
80
```

```
</comp>
      <comp lib="0" loc="(2130,460)" name="Pin">
82
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
84
        <a name="label" val="B5"/>
      </comp>
      <comp lib="0" loc="(2160,330)" name="Pin">
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
89
        <a name="label" val="A4"/>
      </comp>
      <comp lib="0" loc="(2160,460)" name="Pin">
92
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
94
        <a name="label" val="B4"/>
      </comp>
      <comp lib="0" loc="(2190,330)" name="Pin">
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
99
        <a name="label" val="A3"/>
100
      </comp>
      <comp lib="0" loc="(2190,460)" name="Pin">
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
        <a name="label" val="B3"/>
      </comp>
      <comp lib="0" loc="(2220,330)" name="Pin">
107
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
        <a name="label" val="A2"/>
110
      </comp>
111
      <comp lib="0" loc="(2220,460)" name="Pin">
112
        <a name="appearance" val="classic"/>
113
        <a name="facing" val="south"/>
        <a name="label" val="B2"/>
115
```

```
</comp>
116
      <comp lib="0" loc="(2250,330)" name="Pin">
117
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
119
        <a name="label" val="A1"/>
120
      </comp>
121
      <comp lib="0" loc="(2250,460)" name="Pin">
122
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
124
        <a name="label" val="B1"/>
125
      </comp>
126
      <comp lib="0" loc="(2280,330)" name="Pin">
127
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
129
        <a name="label" val="A0"/>
130
      </comp>
131
      <comp lib="0" loc="(2280,460)" name="Pin">
132
        <a name="appearance" val="classic"/>
        <a name="facing" val="south"/>
134
        <a name="label" val="B0"/>
135
      </comp>
136
      <comp lib="1" loc="(100,1590)" name="AND Gate">
137
        <a name="facing" val="south"/>
138
      </comp>
139
      <comp lib="1" loc="(100,2000)" name="AND Gate">
140
        <a name="facing" val="south"/>
141
      </comp>
142
      <comp lib="1" loc="(1030,2280)" name="OR Gate">
143
        <a name="facing" val="south"/>
144
      </comp>
145
      <comp lib="1" loc="(1050,1000)" name="AND Gate">
146
        <a name="facing" val="south"/>
147
        <a name="label" val="G_P4"/>
148
      </comp>
      <comp lib="1" loc="(1050,2200)" name="AND Gate">
150
```

```
<a name="facing" val="south"/>
      </comp>
152
      <comp lib="1" loc="(1050,610)" name="AND Gate">
        <a name="facing" val="south"/>
154
        <a name="label" val="G4"/>
      </comp>
      <comp lib="1" loc="(1070,1060)" name="NOT Gate">
        <a name="facing" val="south"/>
      </comp>
159
      <comp lib="1" loc="(1070,670)" name="NOT Gate">
        <a name="facing" val="south"/>
      </comp>
162
      <comp lib="1" loc="(1090,1110)" name="AND Gate">
        <a name="facing" val="south"/>
164
        <a name="label" val="H_P4"/>
      </comp>
      <comp lib="1" loc="(1090,720)" name="AND Gate">
167
        <a name="facing" val="south"/>
        <a name="label" val="H4"/>
169
      </comp>
170
      <comp lib="1" loc="(1120,2200)" name="AND Gate">
        <a name="facing" val="south"/>
      </comp>
173
      <comp lib="1" loc="(1140,600)" name="OR Gate">
        <a name="facing" val="south"/>
175
        <a name="label" val="P4"/>
      </comp>
177
      <comp lib="1" loc="(1140,990)" name="OR Gate">
        <a name="facing" val="south"/>
        <a name="label" val="P_P4"/>
180
      </comp>
      <comp lib="1" loc="(1150,1430)" name="OR Gate">
182
        <a name="facing" val="south"/>
      </comp>
      <comp lib="1" loc="(1170,1340)" name="AND Gate">
185
```

```
<a name="facing" val="south"/>
186
      </comp>
187
      <comp lib="1" loc="(1170,1770)" name="AND Gate">
        <a name="facing" val="south"/>
189
      </comp>
190
      <comp lib="1" loc="(1180,1850)" name="OR Gate">
191
        <a name="facing" val="south"/>
192
      </comp>
      <comp lib="1" loc="(1210,2680)" name="XOR Gate">
194
        <a name="facing" val="south"/>
195
      </comp>
      <comp lib="1" loc="(1230,1770)" name="AND Gate">
197
        <a name="facing" val="south"/>
      </comp>
199
      <comp lib="1" loc="(1230,900)" name="NOT Gate">
200
        <a name="facing" val="south"/>
201
      </comp>
202
      <comp lib="1" loc="(1240,1350)" name="AND Gate">
        <a name="facing" val="south"/>
204
      </comp>
205
      <comp lib="1" loc="(1250,1000)" name="AND Gate">
206
        <a name="facing" val="south"/>
207
        <a name="label" val="G_P3"/>
208
      </comp>
209
      <comp lib="1" loc="(1250,610)" name="AND Gate">
210
        <a name="facing" val="south"/>
211
        <a name="label" val="G3"/>
212
      </comp>
213
      <comp lib="1" loc="(1260,1930)" name="OR Gate">
214
        <a name="facing" val="south"/>
215
      </comp>
216
      <comp lib="1" loc="(1270,1060)" name="NOT Gate">
217
        <a name="facing" val="south"/>
218
      </comp>
      <comp lib="1" loc="(1270,670)" name="NOT Gate">
220
```

```
<a name="facing" val="south"/>
      </comp>
222
      <comp lib="1" loc="(1280,1860)" name="AND Gate">
        <a name="facing" val="south"/>
224
      </comp>
      <comp lib="1" loc="(1290,1110)" name="AND Gate">
        <a name="facing" val="south"/>
        <a name="label" val="H_P3"/>
      </comp>
229
      <comp lib="1" loc="(1290,720)" name="AND Gate">
230
        <a name="facing" val="south"/>
        <a name="label" val="H3"/>
232
      </comp>
      <comp lib="1" loc="(1310,1480)" name="OR Gate">
234
        <a name="facing" val="south"/>
235
      </comp>
      <comp lib="1" loc="(1320,1420)" name="AND Gate">
237
        <a name="facing" val="south"/>
      </comp>
239
      <comp lib="1" loc="(1340,600)" name="OR Gate">
240
        <a name="facing" val="south"/>
        <a name="label" val="P3"/>
242
      </comp>
243
      <comp lib="1" loc="(1340,990)" name="OR Gate">
        <a name="facing" val="south"/>
245
        <a name="label" val="P_P3"/>
      </comp>
247
      <comp lib="1" loc="(1350,1860)" name="AND Gate">
        <a name="facing" val="south"/>
      </comp>
250
      <comp lib="1" loc="(1380,1420)" name="AND Gate">
        <a name="facing" val="south"/>
252
      </comp>
253
      <comp lib="1" loc="(1440,1860)" name="OR Gate">
        <a name="facing" val="south"/>
```

```
</comp>
256
      <comp lib="1" loc="(1450,900)" name="NOT Gate">
257
        <a name="facing" val="south"/>
      </comp>
259
      <comp lib="1" loc="(1460,1780)" name="AND Gate">
260
        <a name="facing" val="south"/>
261
      </comp>
262
      <comp lib="1" loc="(1470,1000)" name="AND Gate">
        <a name="facing" val="south"/>
264
        <a name="label" val="G_P2"/>
265
      </comp>
266
      <comp lib="1" loc="(1470,610)" name="AND Gate">
267
        <a name="facing" val="south"/>
        <a name="label" val="G2"/>
269
      </comp>
270
      <comp lib="1" loc="(1490,1060)" name="NOT Gate">
271
        <a name="facing" val="south"/>
272
      </comp>
273
      <comp lib="1" loc="(1490,2680)" name="XOR Gate">
274
        <a name="facing" val="south"/>
275
      </comp>
      <comp lib="1" loc="(1490,670)" name="NOT Gate">
277
        <a name="facing" val="south"/>
278
      </comp>
279
      <comp lib="1" loc="(1510,1110)" name="AND Gate">
280
        <a name="facing" val="south"/>
        <a name="label" val="H_P2"/>
282
      </comp>
283
      <comp lib="1" loc="(1510,720)" name="AND Gate">
284
        <a name="facing" val="south"/>
285
        <a name="label" val="H2"/>
      </comp>
287
      <comp lib="1" loc="(1530,1790)" name="AND Gate">
288
        <a name="facing" val="south"/>
      </comp>
290
```

```
<comp lib="1" loc="(1560,600)" name="OR Gate">
        <a name="facing" val="south"/>
292
        <a name="label" val="P2"/>
      </comp>
294
      <comp lib="1" loc="(1560,990)" name="OR Gate">
        <a name="facing" val="south"/>
        <a name="label" val="P_P2"/>
      </comp>
      <comp lib="1" loc="(1610,1940)" name="OR Gate">
299
        <a name="facing" val="south"/>
      </comp>
      <comp lib="1" loc="(1630,1870)" name="AND Gate">
        <a name="facing" val="south"/>
      </comp>
304
      <comp lib="1" loc="(1660,900)" name="NOT Gate">
        <a name="facing" val="south"/>
      </comp>
307
      <comp lib="1" loc="(1680,1000)" name="AND Gate">
        <a name="facing" val="south"/>
309
        <a name="label" val="G_P1"/>
310
      </comp>
      <comp lib="1" loc="(1680,610)" name="AND Gate">
312
        <a name="facing" val="south"/>
        <a name="label" val="G1"/>
      </comp>
315
      <comp lib="1" loc="(170,1590)" name="AND Gate">
        <a name="facing" val="south"/>
317
      </comp>
318
      <comp lib="1" loc="(170,2000)" name="AND Gate">
        <a name="facing" val="south"/>
320
      </comp>
      <comp lib="1" loc="(1700,1060)" name="NOT Gate">
322
        <a name="facing" val="south"/>
      </comp>
      <comp lib="1" loc="(1700,1870)" name="AND Gate">
```

```
<a name="facing" val="south"/>
326
      </comp>
327
      <comp lib="1" loc="(1700,670)" name="NOT Gate">
        <a name="facing" val="south"/>
329
      </comp>
330
      <comp lib="1" loc="(1720,1110)" name="AND Gate">
331
        <a name="facing" val="south"/>
332
        <a name="label" val="H_P1"/>
      </comp>
334
      <comp lib="1" loc="(1720,720)" name="AND Gate">
335
        <a name="facing" val="south"/>
        <a name="label" val="H1"/>
337
      </comp>
338
      <comp lib="1" loc="(1770,2680)" name="XOR Gate">
339
        <a name="facing" val="south"/>
340
      </comp>
341
      <comp lib="1" loc="(1770,600)" name="OR Gate">
342
        <a name="facing" val="south"/>
        <a name="label" val="P1"/>
344
      </comp>
345
      <comp lib="1" loc="(1770,990)" name="OR Gate">
346
        <a name="facing" val="south"/>
347
        <a name="label" val="P_P1"/>
348
      </comp>
349
      <comp lib="1" loc="(1780,1480)" name="OR Gate">
350
        <a name="facing" val="south"/>
351
      </comp>
352
      <comp lib="1" loc="(1800,1390)" name="AND Gate">
353
        <a name="facing" val="south"/>
      </comp>
355
      <comp lib="1" loc="(1870,1390)" name="AND Gate">
356
        <a name="facing" val="south"/>
357
      </comp>
358
      <comp lib="1" loc="(190,2260)" name="OR Gate">
        <a name="facing" val="south"/>
360
```

```
<a name="label" val="C_out"/>
      </comp>
362
      <comp lib="1" loc="(1910,900)" name="NOT Gate">
        <a name="facing" val="south"/>
364
      </comp>
      <comp lib="1" loc="(1920,1570)" name="OR Gate">
        <a name="facing" val="south"/>
367
      </comp>
      <comp lib="1" loc="(1930,1000)" name="AND Gate">
369
        <a name="facing" val="south"/>
        <a name="label" val="G_PO"/>
      </comp>
372
      <comp lib="1" loc="(1930,610)" name="AND Gate">
        <a name="facing" val="south"/>
        <a name="label" val="G0"/>
      </comp>
      <comp lib="1" loc="(1940,1470)" name="AND Gate">
377
        <a name="facing" val="south"/>
      </comp>
379
      <comp lib="1" loc="(1950,1060)" name="NOT Gate">
380
        <a name="facing" val="south"/>
      </comp>
382
      <comp lib="1" loc="(1950,670)" name="NOT Gate">
        <a name="facing" val="south"/>
      </comp>
385
      <comp lib="1" loc="(1970,1110)" name="AND Gate">
        <a name="facing" val="south"/>
387
        <a name="label" val="H_P0"/>
      </comp>
      <comp lib="1" loc="(1970,720)" name="AND Gate">
390
        <a name="facing" val="south"/>
        <a name="label" val="H0"/>
392
      </comp>
393
      <comp lib="1" loc="(1990,2680)" name="XOR Gate">
        <a name="facing" val="south"/>
395
```

```
</comp>
396
      <comp lib="1" loc="(2000,1470)" name="AND Gate">
397
        <a name="facing" val="south"/>
      </comp>
399
      <comp lib="1" loc="(2020,600)" name="OR Gate">
400
        <a name="facing" val="south"/>
401
        <a name="label" val="P0"/>
402
      </comp>
      <comp lib="1" loc="(2020,990)" name="OR Gate">
404
        <a name="facing" val="south"/>
405
        <a name="label" val="P_P0"/>
      </comp>
407
      <comp lib="1" loc="(290,1760)" name="OR Gate">
        <a name="facing" val="south"/>
409
      </comp>
410
      <comp lib="1" loc="(290,2290)" name="OR Gate">
411
        <a name="facing" val="south"/>
412
      </comp>
413
      <comp lib="1" loc="(310,1690)" name="AND Gate">
414
        <a name="facing" val="south"/>
415
      </comp>
416
      <comp lib="1" loc="(310,2210)" name="AND Gate">
417
        <a name="facing" val="south"/>
418
      </comp>
419
      <comp lib="1" loc="(380,1690)" name="AND Gate">
420
        <a name="facing" val="south"/>
421
      </comp>
422
      <comp lib="1" loc="(380,2210)" name="AND Gate">
423
        <a name="facing" val="south"/>
      </comp>
425
      <comp lib="1" loc="(410,2670)" name="XOR Gate">
426
        <a name="facing" val="south"/>
427
      </comp>
428
      <comp lib="1" loc="(480,2080)" name="OR Gate">
        <a name="facing" val="south"/>
430
```

```
</comp>
      <comp lib="1" loc="(490,1410)" name="OR Gate">
432
        <a name="facing" val="south"/>
      </comp>
434
      <comp lib="1" loc="(500,2000)" name="AND Gate">
        <a name="facing" val="south"/>
      </comp>
437
      <comp lib="1" loc="(510,1350)" name="AND Gate">
        <a name="facing" val="south"/>
439
      </comp>
440
      <comp lib="1" loc="(570,2000)" name="AND Gate">
        <a name="facing" val="south"/>
442
      </comp>
443
      <comp lib="1" loc="(580,1350)" name="AND Gate">
444
        <a name="facing" val="south"/>
445
      </comp>
      <comp lib="1" loc="(640,1500)" name="OR Gate">
447
        <a name="facing" val="south"/>
      </comp>
449
      <comp lib="1" loc="(660,1420)" name="AND Gate">
450
        <a name="facing" val="south"/>
      </comp>
452
      <comp lib="1" loc="(660,2290)" name="OR Gate">
453
        <a name="facing" val="south"/>
      </comp>
455
      <comp lib="1" loc="(680,1000)" name="AND Gate">
        <a name="facing" val="south"/>
457
        <a name="label" val="G_P6"/>
      </comp>
      <comp lib="1" loc="(680,2210)" name="AND Gate">
460
        <a name="facing" val="south"/>
      </comp>
462
      <comp lib="1" loc="(680,610)" name="AND Gate">
463
        <a name="facing" val="south"/>
        <a name="label" val="G6"/>
465
```

```
</comp>
466
      <comp lib="1" loc="(700,1060)" name="NOT Gate">
467
        <a name="facing" val="south"/>
      </comp>
469
      <comp lib="1" loc="(700,670)" name="NOT Gate">
470
        <a name="facing" val="south"/>
471
      </comp>
472
      <comp lib="1" loc="(720,1110)" name="AND Gate">
        <a name="facing" val="south"/>
474
        <a name="label" val="H_P6"/>
475
      </comp>
476
      <comp lib="1" loc="(720,2670)" name="XOR Gate">
477
        <a name="facing" val="south"/>
      </comp>
479
      <comp lib="1" loc="(720,720)" name="AND Gate">
480
        <a name="facing" val="south"/>
481
        <a name="label" val="H6"/>
482
      </comp>
483
      <comp lib="1" loc="(730,1420)" name="AND Gate">
484
        <a name="facing" val="south"/>
485
      </comp>
486
      <comp lib="1" loc="(750,2210)" name="AND Gate">
487
        <a name="facing" val="south"/>
488
      </comp>
489
      <comp lib="1" loc="(770,600)" name="OR Gate">
490
        <a name="facing" val="south"/>
        <a name="label" val="P6"/>
492
      </comp>
493
      <comp lib="1" loc="(770,990)" name="OR Gate">
494
        <a name="facing" val="south"/>
495
        <a name="label" val="P_P6"/>
      </comp>
497
      <comp lib="1" loc="(80,1670)" name="OR Gate">
498
        <a name="facing" val="south"/>
      </comp>
500
```

```
<comp lib="1" loc="(80,2080)" name="OR Gate">
        <a name="facing" val="south"/>
502
      </comp>
      <comp lib="1" loc="(850,2090)" name="OR Gate">
504
        <a name="facing" val="south"/>
      </comp>
      <comp lib="1" loc="(860,1000)" name="AND Gate">
507
        <a name="facing" val="south"/>
        <a name="label" val="G_P5"/>
509
      </comp>
510
      <comp lib="1" loc="(860,610)" name="AND Gate">
        <a name="facing" val="south"/>
512
        <a name="label" val="G5"/>
      </comp>
514
      <comp lib="1" loc="(880,1060)" name="NOT Gate">
515
        <a name="facing" val="south"/>
      </comp>
517
      <comp lib="1" loc="(880,2010)" name="AND Gate">
        <a name="facing" val="south"/>
519
      </comp>
520
      <comp lib="1" loc="(880,670)" name="NOT Gate">
        <a name="facing" val="south"/>
      </comp>
523
      <comp lib="1" loc="(900,1110)" name="AND Gate">
        <a name="facing" val="south"/>
525
        <a name="label" val="H_P5"/>
      </comp>
527
      <comp lib="1" loc="(900,720)" name="AND Gate">
        <a name="facing" val="south"/>
        <a name="label" val="H5"/>
530
      </comp>
      <comp lib="1" loc="(950,2010)" name="AND Gate">
532
        <a name="facing" val="south"/>
      </comp>
      <comp lib="1" loc="(950,600)" name="OR Gate">
535
```

```
<a name="facing" val="south"/>
536
        <a name="label" val="P5"/>
537
      </comp>
      <comp lib="1" loc="(950,990)" name="OR Gate">
539
        <a name="facing" val="south"/>
540
        <a name="label" val="P_P5"/>
541
      </comp>
542
      <comp lib="1" loc="(990,2670)" name="XOR Gate">
        <a name="facing" val="south"/>
544
      </comp>
545
      <comp lib="2" loc="(1030,2580)" name="Multiplexer">
        <a name="facing" val="south"/>
547
      </comp>
      <comp lib="2" loc="(1180,2580)" name="Multiplexer">
549
        <a name="facing" val="south"/>
550
      </comp>
551
      <comp lib="2" loc="(1240,2580)" name="Multiplexer">
        <a name="facing" val="south"/>
      </comp>
554
      <comp lib="2" loc="(1460,2580)" name="Multiplexer">
555
        <a name="facing" val="south"/>
556
      </comp>
      <comp lib="2" loc="(1520,2580)" name="Multiplexer">
        <a name="facing" val="south"/>
559
      </comp>
560
      <comp lib="2" loc="(1740,2580)" name="Multiplexer">
        <a name="facing" val="south"/>
562
      </comp>
563
      <comp lib="2" loc="(1800,2580)" name="Multiplexer">
564
        <a name="facing" val="south"/>
565
      </comp>
      <comp lib="2" loc="(1960,2580)" name="Multiplexer">
567
        <a name="facing" val="south"/>
568
      </comp>
      <comp lib="2" loc="(380,2580)" name="Multiplexer">
570
```

```
<a name="facing" val="south"/>
      </comp>
572
      <comp lib="2" loc="(440,2580)" name="Multiplexer">
        <a name="facing" val="south"/>
574
      </comp>
      <comp lib="2" loc="(690,2580)" name="Multiplexer">
        <a name="facing" val="south"/>
      </comp>
      <comp lib="2" loc="(750,2580)" name="Multiplexer">
579
        <a name="facing" val="south"/>
      </comp>
      <comp lib="2" loc="(970,2580)" name="Multiplexer">
582
        <a name="facing" val="south"/>
      </comp>
584
      <comp lib="5" loc="(2330,330)" name="LED">
        <a name="facing" val="south"/>
      </comp>
587
      <comp lib="5" loc="(2330,460)" name="LED">
        <a name="facing" val="south"/>
589
      </comp>
590
      <comp lib="5" loc="(2350,330)" name="LED">
        <a name="facing" val="south"/>
      </comp>
593
      <comp lib="5" loc="(2350,460)" name="LED">
        <a name="facing" val="south"/>
595
      </comp>
      <comp lib="5" loc="(2370,330)" name="LED">
597
        <a name="facing" val="south"/>
      </comp>
      <comp lib="5" loc="(2370,460)" name="LED">
600
        <a name="facing" val="south"/>
      </comp>
602
      <comp lib="5" loc="(2390,330)" name="LED">
        <a name="facing" val="south"/>
      </comp>
605
```

```
<comp lib="5" loc="(2390,460)" name="LED">
606
        <a name="facing" val="south"/>
607
      </comp>
      <comp lib="5" loc="(2410,330)" name="LED">
609
        <a name="facing" val="south"/>
      </comp>
611
      <comp lib="5" loc="(2410,460)" name="LED">
612
        <a name="facing" val="south"/>
      </comp>
614
      <comp lib="5" loc="(2430,330)" name="LED">
615
        <a name="facing" val="south"/>
616
      </comp>
617
      <comp lib="5" loc="(2430,460)" name="LED">
        <a name="facing" val="south"/>
619
      </comp>
620
      <comp lib="5" loc="(2450,330)" name="LED">
621
        <a name="facing" val="south"/>
622
      </comp>
623
      <comp lib="5" loc="(2450,460)" name="LED">
624
        <a name="facing" val="south"/>
625
      </comp>
626
      <comp lib="5" loc="(2500,330)" name="LED">
627
        <a name="facing" val="south"/>
628
      </comp>
629
      <comp lib="5" loc="(2520,330)" name="LED">
630
        <a name="facing" val="south"/>
      </comp>
632
      <comp lib="5" loc="(2540,330)" name="LED">
        <a name="facing" val="south"/>
634
      </comp>
635
      <comp lib="5" loc="(2560,330)" name="LED">
        <a name="facing" val="south"/>
637
      </comp>
638
      <comp lib="5" loc="(2580,330)" name="LED">
        <a name="facing" val="south"/>
640
```

```
</comp>
      < comp lib = "5" loc = "(2600, 330)" name = "LED" >
642
        <a name="facing" val="south"/>
      </comp>
644
      <comp lib="5" loc="(2620,330)" name="LED">
645
        <a name="facing" val="south"/>
      </comp>
647
      <comp lib="8" loc="(2250,593)" name="Text">
        <a name="text" val="k = 15"/>
649
      </comp>
650
      <comp lib="8" loc="(2263,613)" name="Text">
        <a name="text" val=" 0001111"/>
652
      </comp>
      <wire from="(100,1590)" to="(100,1620)"/>
654
      <wire from="(100,2000)" to="(100,2030)"/>
655
      <wire from="(1000,2320)" to="(1000,2350)"/>
      <wire from="(1000,2320)" to="(1030,2320)"/>
657
      <wire from="(1010,1290)" to="(1010,2230)"/>
      <wire from="(1010,2560)" to="(1160,2560)"/>
659
      <wire from="(1010,2600)" to="(1010,2610)"/>
660
      <wire from="(1010,2600)" to="(1030,2600)"/>
      <wire from="(1010,740)" to="(1010,760)"/>
662
      <wire from="(1010,740)" to="(1050,740)"/>
663
      <wire from="(1010,760)" to="(1010,1290)"/>
      <wire from="(1020,2350)" to="(1020,2550)"/>
665
      <wire from="(1020,2350)" to="(1210,2350)"/>
      <wire from="(1030,2110)" to="(1030,2150)"/>
667
      <wire from="(1030,2110)" to="(1260,2110)"/>
668
      <wire from="(1030,2280)" to="(1030,2320)"/>
      <wire from="(1030,2580)" to="(1030,2600)"/>
670
      <wire from="(1030,360)" to="(1030,560)"/>
671
      <wire from="(1030,360)" to="(1120,360)"/>
672
      <wire from="(1030,800)" to="(1030,920)"/>
673
      <wire from="(1030,800)" to="(1090,800)"/>
      <wire from="(1030,920)" to="(1030,950)"/>
675
```

```
<wire from="(1030,920)" to="(1120,920)"/>
676
      <wire from="(1040,2360)" to="(1040,2550)"/>
677
      <wire from="(1040,2360)" to="(1180,2360)"/>
      <wire from="(1050,1000)" to="(1050,1010)"/>
679
      <wire from="(1050,1010)" to="(1050,1120)"/>
680
      <wire from="(1050,1010)" to="(1070,1010)"/>
681
      <wire from="(1050,1150)" to="(1050,1280)"/>
682
      <wire from="(1050,1150)" to="(1140,1150)"/>
      <wire from="(1050,1280)" to="(1050,1930)"/>
684
      <wire from="(1050,2200)" to="(1050,2230)"/>
685
      <wire from="(1050,610)" to="(1050,620)"/>
686
      <wire from="(1050,620)" to="(1050,740)"/>
687
      <wire from="(1050,620)" to="(1070,620)"/>
      <wire from="(1070,1010)" to="(1070,1030)"/>
689
      <wire from="(1070,1270)" to="(1070,1350)"/>
690
      <wire from="(1070,1270)" to="(1180,1270)"/>
691
      <wire from="(1070,1350)" to="(1070,2140)"/>
692
      <wire from="(1070,2140)" to="(1070,2150)"/>
693
      <wire from="(1070,2140)" to="(1100,2140)"/>
694
      <wire from="(1070,490)" to="(1070,560)"/>
695
      <wire from="(1070,490)" to="(1160,490)"/>
696
      <wire from="(1070,620)" to="(1070,640)"/>
      <wire from="(1070,910)" to="(1070,950)"/>
698
      <wire from="(1070,910)" to="(1160,910)"/>
699
      <wire from="(1090,1110)" to="(1090,1200)"/>
700
      <wire from="(1090,1200)" to="(2260,1200)"/>
701
      <wire from="(1090,720)" to="(1090,800)"/>
702
      <wire from="(1090,800)" to="(2370,800)"/>
703
      <wire from="(1100,2140)" to="(1100,2150)"/>
704
      <wire from="(1110,1020)" to="(1110,1060)"/>
705
      <wire from="(1110,1020)" to="(1140,1020)"/>
706
      <wire from="(1110,630)" to="(1110,670)"/>
707
      <wire from="(1110,630)" to="(1140,630)"/>
708
      <wire from="(1120,1620)" to="(1120,1790)"/>
      <wire from="(1120,1620)" to="(1150,1620)"/>
710
```

```
<wire from="(1120,1790)" to="(1160,1790)"/>
      <wire from="(1120,2200)" to="(1120,2320)"/>
712
      <wire from="(1120,360)" to="(1120,550)"/>
      <wire from="(1120,360)" to="(2160,360)"/>
714
      <wire from="(1120,920)" to="(1120,940)"/>
715
      <wire from="(1130,1170)" to="(1130,1380)"/>
716
      <wire from="(1130,1170)" to="(1250,1170)"/>
717
      <wire from="(1140,1020)" to="(1140,1150)"/>
      <wire from="(1140,2130)" to="(1140,2150)"/>
719
      <wire from="(1140,2130)" to="(1350,2130)"/>
      <wire from="(1140,600)" to="(1140,630)"/>
      <wire from="(1140,630)" to="(1140,710)"/>
722
      <wire from="(1140,710)" to="(1140,760)"/>
      <wire from="(1140,710)" to="(1180,710)"/>
724
      <wire from="(1140,990)" to="(1140,1020)"/>
725
      <wire from="(1150,1250)" to="(1150,1290)"/>
      <wire from="(1150,1250)" to="(1470,1250)"/>
727
      <wire from="(1150,1430)" to="(1150,1620)"/>
      <wire from="(1150,1650)" to="(1150,1720)"/>
729
      <wire from="(1150,1650)" to="(1440,1650)"/>
730
      <wire from="(1160,1790)" to="(1160,1800)"/>
      <wire from="(1160,2560)" to="(1220,2560)"/>
732
      <wire from="(1160,490)" to="(1160,550)"/>
      <wire from="(1160,490)" to="(2160,490)"/>
734
      <wire from="(1160,760)" to="(1160,910)"/>
735
      <wire from="(1160,760)" to="(1380,760)"/>
      <wire from="(1160,910)" to="(1160,940)"/>
737
      <wire from="(1170,1340)" to="(1170,1380)"/>
      <wire from="(1170,1770)" to="(1170,1780)"/>
739
      <wire from="(1170,1780)" to="(1200,1780)"/>
740
      <wire from="(1170,2500)" to="(1170,2550)"/>
741
      <wire from="(1170,2500)" to="(2380,2500)"/>
742
      <wire from="(1180,1850)" to="(1180,1860)"/>
743
      \langle \text{wire from="(1180,1860)" to="(1180,2360)"/>}
      <wire from="(1180,2580)" to="(1180,2590)"/>
745
```

```
<wire from="(1180,2590)" to="(1190,2590)"/>
746
      <wire from="(1180,710)" to="(1180,1270)"/>
747
      <wire from="(1190,1280)" to="(1190,1290)"/>
      <wire from="(1190,1280)" to="(1210,1280)"/>
749
      <wire from="(1190,1710)" to="(1190,1720)"/>
750
      <wire from="(1190,1710)" to="(1200,1710)"/>
751
      <wire from="(1190,2410)" to="(1190,2550)"/>
752
      <wire from="(1190,2410)" to="(2270,2410)"/>
      <wire from="(1190,2590)" to="(1190,2620)"/>
754
      <wire from="(120,1510)" to="(120,1540)"/>
755
      <wire from="(120,1510)" to="(150,1510)"/>
756
      <wire from="(120,1940)" to="(120,1950)"/>
757
      <wire from="(120,1940)" to="(150,1940)"/>
      <wire from="(1200,1460)" to="(1200,1710)"/>
759
      <wire from="(1200,1460)" to="(1240,1460)"/>
760
      <wire from="(1200,1710)" to="(1210,1710)"/>
761
      <wire from="(1200,1780)" to="(1200,1800)"/>
762
      <wire from="(1210,1260)" to="(1210,1280)"/>
763
      <wire from="(1210,1260)" to="(1340,1260)"/>
764
      <wire from="(1210,1280)" to="(1220,1280)"/>
765
      <wire from="(1210,1710)" to="(1210,1720)"/>
766
      <wire from="(1210,1820)" to="(1210,1940)"/>
767
      <wire from="(1210,1820)" to="(1230,1820)"/>
768
      <wire from="(1210,2300)" to="(1210,2350)"/>
769
      <wire from="(1210,2300)" to="(1260,2300)"/>
770
      <wire from="(1210,2680)" to="(1210,2730)"/>
771
      <wire from="(1210,2730)" to="(2530,2730)"/>
772
      <wire from="(1220,1280)" to="(1220,1300)"/>
773
      <wire from="(1220,2560)" to="(1440,2560)"/>
774
      <wire from="(1230,1770)" to="(1230,1820)"/>
775
      <wire from="(1230,2360)" to="(1230,2550)"/>
776
      <wire from="(1230,2360)" to="(1480,2360)"/>
777
      <wire from="(1230,2600)" to="(1230,2620)"/>
778
      <wire from="(1230,2600)" to="(1240,2600)"/>
      <wire from="(1230,370)" to="(1230,560)"/>
780
```

```
<wire from="(1230,370)" to="(1320,370)"/>
781
      <wire from="(1230,810)" to="(1230,870)"/>
782
      <wire from="(1230,810)" to="(1290,810)"/>
      <wire from="(1230,900)" to="(1230,920)"/>
784
      <wire from="(1230,920)" to="(1230,950)"/>
      \langle \text{wire from="}(1230,920) \text{" to="}(1320,920) \text{"}/\rangle
786
      <wire from="(1240,1350)" to="(1240,1460)"/>
787
      <wire from="(1240,1870)" to="(1240,1880)"/>
      <wire from="(1240,1870)" to="(1250,1870)"/>
789
      <wire from="(1240,2580)" to="(1240,2600)"/>
790
      <wire from="(1250,1000)" to="(1250,1010)"/>
      <wire from="(1250,1010)" to="(1250,1170)"/>
792
      <wire from="(1250,1010)" to="(1270,1010)"/>
      <wire from="(1250,1720)" to="(1260,1720)"/>
794
      \langle \text{wire from="}(1250,1780) \text{"to="}(1250,1870) \text{"}/\rangle
795
      <wire from="(1250,1780)" to="(1300,1780)"/>
796
      <wire from="(1250,2320)" to="(1250,2550)"/>
797
      <wire from="(1250,2320)" to="(1440,2320)"/>
      <wire from="(1250,610)" to="(1250,620)"/>
799
      <wire from="(1250,620)" to="(1250,730)"/>
800
      <wire from="(1250,620)" to="(1270,620)"/>
801
      <wire from="(1250,730)" to="(1370,730)"/>
802
      <wire from="(1260,1280)" to="(1260,1300)"/>
803
      <wire from="(1260,1280)" to="(1560,1280)"/>
804
      <wire from="(1260,1680)" to="(1260,1720)"/>
805
      <wire from="(1260,1680)" to="(1550,1680)"/>
      <wire from="(1260,1790)" to="(1260,1810)"/>
807
      <wire from="(1260,1790)" to="(1280,1790)"/>
      <wire from="(1260,1930)" to="(1260,2110)"/>
809
      <wire from="(1260,2110)" to="(1260,2300)"/>
810
      <wire from="(1270,1010)" to="(1270,1030)"/>
811
      <wire from="(1270,500)" to="(1270,560)"/>
812
      <wire from="(1270,500)" to="(1360,500)"/>
813
      <wire from="(1270,620)" to="(1270,640)"/>
      <wire from="(1270,900)" to="(1270,950)"/>
815
```

```
<wire from="(1270,900)" to="(1350,900)"/>
816
      <wire from="(1280,1690)" to="(1280,1790)"/>
817
      <wire from="(1280,1690)" to="(1610,1690)"/>
      <wire from="(1280,1860)" to="(1280,1880)"/>
819
      <wire from="(1290,1110)" to="(1290,1210)"/>
820
      <wire from="(1290,1210)" to="(2270,1210)"/>
821
      <wire from="(1290,1310)" to="(1290,1430)"/>
822
      <wire from="(1290,1310)" to="(1370,1310)"/>
      \langle \text{wire from="(1290,720)" to="(1290,810)"/>}
824
      <wire from="(1290,810)" to="(2380,810)"/>
825
      <wire from="(130,2190)" to="(130,2330)"/>
826
      \langle \text{wire from} = "(130,2190)" \text{ to} = "(170,2190)"/>
827
      <wire from="(1300,1320)" to="(1300,1370)"/>
      <wire from="(1300,1320)" to="(1390,1320)"/>
829
      <wire from="(1300,1500)" to="(1300,1780)"/>
830
      <wire from="(1300,1500)" to="(1310,1500)"/>
831
      <wire from="(1300,1790)" to="(1300,1810)"/>
832
      <wire from="(1300,1790)" to="(1320,1790)"/>
833
      <wire from="(1310,1020)" to="(1310,1060)"/>
834
      <wire from="(1310,1020)" to="(1340,1020)"/>
835
      <wire from="(1310,1480)" to="(1310,1500)"/>
836
      <wire from="(1310,630)" to="(1310,670)"/>
837
      <wire from="(1310,630)" to="(1340,630)"/>
838
      <wire from="(1320,1420)" to="(1320,1430)"/>
839
      <wire from="(1320,1430)" to="(1330,1430)"/>
840
      <wire from="(1320,1770)" to="(1320,1790)"/>
841
      <wire from="(1320,1770)" to="(1350,1770)"/>
842
      <wire from="(1320,1790)" to="(1330,1790)"/>
843
      <wire from="(1320,370)" to="(1320,550)"/>
844
      <wire from="(1320,370)" to="(2190,370)"/>
845
      <wire from="(1320,920)" to="(1320,940)"/>
846
      <wire from="(1330,1790)" to="(1330,1810)"/>
847
      <wire from="(1340,1020)" to="(1340,1260)"/>
848
      <wire from="(1340,1360)" to="(1340,1370)"/>
      <wire from="(1340,1360)" to="(1360,1360)"/>
850
```

```
<wire from="(1340,600)" to="(1340,630)"/>
851
      <wire from="(1340,630)" to="(1380,630)"/>
852
      <wire from="(1340,990)" to="(1340,1020)"/>
      <wire from="(1350,1430)" to="(1350,1770)"/>
854
      <wire from="(1350,1430)" to="(1380,1430)"/>
      <wire from="(1350,1860)" to="(1350,2130)"/>
856
      <wire from="(1350,860)" to="(1350,900)"/>
857
      <wire from="(1350,860)" to="(1540,860)"/>
      <wire from="(1350,900)" to="(1360,900)"/>
859
      <wire from="(1360,1350)" to="(1360,1360)"/>
      <wire from="(1360,1350)" to="(1380,1350)"/>
      <wire from="(1360,1360)" to="(1360,1370)"/>
862
      <wire from="(1360,500)" to="(1360,550)"/>
      <wire from="(1360,500)" to="(2190,500)"/>
864
      <wire from="(1360,900)" to="(1360,940)"/>
865
      <wire from="(1370,1700)" to="(1370,1810)"/>
866
      <wire from="(1370,1700)" to="(1720,1700)"/>
867
      <wire from="(1370,730)" to="(1370,1310)"/>
      <wire from="(1380,1420)" to="(1380,1430)"/>
869
      <wire from="(1380,630)" to="(1380,760)"/>
870
      <wire from="(1380,760)" to="(1380,1350)"/>
      <wire from="(1390,750)" to="(1390,1320)"/>
872
      <wire from="(1390,750)" to="(1470,750)"/>
873
      <wire from="(1400,1340)" to="(1400,1370)"/>
874
      <wire from="(1400,1340)" to="(1610,1340)"/>
875
      <wire from="(1420,1630)" to="(1420,1810)"/>
      <wire from="(1420,1630)" to="(1470,1630)"/>
877
      <wire from="(1440,1650)" to="(1440,1730)"/>
      <wire from="(1440,1650)" to="(1780,1650)"/>
879
      <wire from="(1440,1860)" to="(1440,2320)"/>
880
      <wire from="(1440,2560)" to="(1500,2560)"/>
      <wire from="(1450,2510)" to="(1450,2550)"/>
882
      <wire from="(1450,2510)" to="(2390,2510)"/>
883
      <wire from="(1450,380)" to="(1450,560)"/>
      <wire from="(1450,380)" to="(1540,380)"/>
885
```

```
<wire from="(1450,820)" to="(1450,870)"/>
886
      <wire from="(1450,820)" to="(1510,820)"/>
887
      <wire from="(1450,900)" to="(1450,920)"/>
      <wire from="(1450,920)" to="(1450,950)"/>
889
      <wire from="(1450,920)" to="(1540,920)"/>
890
      <wire from="(1460,1780)" to="(1460,1810)"/>
891
      <wire from="(1460,2580)" to="(1460,2590)"/>
892
      <wire from="(1460,2590)" to="(1470,2590)"/>
      <wire from="(1470,1000)" to="(1470,1010)"/>
894
      <wire from="(1470,1010)" to="(1470,1250)"/>
895
      <wire from="(1470,1010)" to="(1490,1010)"/>
896
      <wire from="(1470,1250)" to="(1470,1630)"/>
897
      <wire from="(1470,2420)" to="(1470,2550)"/>
      <wire from="(1470,2420)" to="(2280,2420)"/>
899
      <wire from="(1470,2590)" to="(1470,2620)"/>
900
      <wire from="(1470,610)" to="(1470,620)"/>
901
      <wire from="(1470,620)" to="(1470,730)"/>
902
      <wire from="(1470,620)" to="(1490,620)"/>
903
      <wire from="(1470,730)" to="(1470,750)"/>
904
      <wire from="(1470,730)" to="(1600,730)"/>
905
      <wire from="(1480,1720)" to="(1480,1730)"/>
906
      <wire from="(1480,1720)" to="(1500,1720)"/>
907
      <wire from="(1480,2320)" to="(1480,2360)"/>
908
      <wire from="(1480,2320)" to="(1610,2320)"/>
909
      <wire from="(1490,1010)" to="(1490,1030)"/>
910
      <wire from="(1490,2680)" to="(1490,2740)"/>
911
      <wire from="(1490,2740)" to="(2540,2740)"/>
912
      <wire from="(1490,510)" to="(1490,560)"/>
913
      <wire from="(1490,510)" to="(1580,510)"/>
914
      <wire from="(1490,620)" to="(1490,640)"/>
915
      <wire from="(1490,900)" to="(1490,950)"/>
916
      <wire from="(1490,900)" to="(1580,900)"/>
917
      \langle \text{wire from="(150,1150)" to="(150,1510)"/>}
918
      <wire from="(150,1150)" to="(770,1150)"/>
      <wire from="(150,1510)" to="(150,1540)"/>
920
```

```
<wire from="(150,1940)" to="(150,1950)"/>
921
      <wire from="(150,1940)" to="(170,1940)"/>
922
      <wire from="(1500,1590)" to="(1500,1720)"/>
      <wire from="(1500,1590)" to="(1560,1590)"/>
924
      <wire from="(1500,1720)" to="(1510,1720)"/>
      <wire from="(1500,2560)" to="(1720,2560)"/>
926
      <wire from="(1510,1110)" to="(1510,1220)"/>
927
      <wire from="(1510,1220)" to="(2280,1220)"/>
      <wire from="(1510,1720)" to="(1510,1740)"/>
929
      <wire from="(1510,2350)" to="(1510,2550)"/>
930
      \langle \text{wire from="(1510,2350)" to="(1670,2350)"/>}
      <wire from="(1510,2610)" to="(1510,2620)"/>
932
      <wire from="(1510,2610)" to="(1520,2610)"/>
      <wire from="(1510,720)" to="(1510,820)"/>
934
      <wire from="(1510,820)" to="(2390,820)"/>
935
      \langle \text{wire from="(1520,2580)" to="(1520,2610)"/>}
      <wire from="(1530,1020)" to="(1530,1060)"/>
937
      <wire from="(1530,1020)" to="(1560,1020)"/>
      <wire from="(1530,2360)" to="(1530,2550)"/>
939
      <wire from="(1530,2360)" to="(1710,2360)"/>
940
      <wire from="(1530,630)" to="(1530,670)"/>
      <wire from="(1530,630)" to="(1560,630)"/>
942
      <wire from="(1540,380)" to="(1540,550)"/>
943
      <wire from="(1540,380)" to="(2220,380)"/>
944
      <wire from="(1540,700)" to="(1540,860)"/>
945
      <wire from="(1540,700)" to="(1610,700)"/>
      <wire from="(1540,860)" to="(1540,870)"/>
947
      <wire from="(1540,920)" to="(1540,940)"/>
948
      <wire from="(1550,1680)" to="(1550,1740)"/>
949
      <wire from="(1550,1680)" to="(1870,1680)"/>
950
      <wire from="(1560,1020)" to="(1560,1280)"/>
951
      <wire from="(1560,1280)" to="(1560,1590)"/>
952
      <wire from="(1560,600)" to="(1560,630)"/>
953
      <wire from="(1560,630)" to="(1610,630)"/>
      <wire from="(1560,990)" to="(1560,1020)"/>
955
```

```
<wire from="(1580,510)" to="(1580,550)"/>
956
      <wire from="(1580,510)" to="(2220,510)"/>
957
      <wire from="(1580,760)" to="(1580,900)"/>
      <wire from="(1580,760)" to="(1840,760)"/>
959
      <wire from="(1580,900)" to="(1580,940)"/>
960
      <wire from="(1590,1860)" to="(1590,1890)"/>
961
      <wire from="(1590,1860)" to="(1600,1860)"/>
962
      <wire from="(1600,730)" to="(1600,1860)"/>
      <wire from="(1610,1340)" to="(1610,1610)"/>
964
      <wire from="(1610,1610)" to="(1650,1610)"/>
965
      <wire from="(1610,1690)" to="(1610,1820)"/>
966
      <wire from="(1610,1690)" to="(1920,1690)"/>
967
      <wire from="(1610,1940)" to="(1610,2320)"/>
      <wire from="(1610,630)" to="(1610,700)"/>
969
      <wire from="(1610,700)" to="(1610,1340)"/>
970
      <wire from="(1620,1420)" to="(1900,1420)"/>
971
      <wire from="(1620,750)" to="(1620,1420)"/>
972
      <wire from="(1620,750)" to="(1680,750)"/>
973
      <wire from="(1630,1870)" to="(1630,1890)"/>
974
      <wire from="(1650,1610)" to="(1650,1800)"/>
975
      <wire from="(1650,1800)" to="(1650,1820)"/>
      <wire from="(1650,1800)" to="(1680,1800)"/>
977
      <wire from="(1660,390)" to="(1660,560)"/>
978
      <wire from="(1660,390)" to="(1750,390)"/>
979
      <wire from="(1660,830)" to="(1660,870)"/>
980
      <wire from="(1660,830)" to="(1720,830)"/>
981
      <wire from="(1660,900)" to="(1660,920)"/>
982
      <wire from="(1660,920)" to="(1660,950)"/>
983
      <wire from="(1660,920)" to="(1750,920)"/>
984
      <wire from="(1670,2330)" to="(1670,2350)"/>
985
      <wire from="(1670,2330)" to="(1800,2330)"/>
986
      <wire from="(1680,1000)" to="(1680,1010)"/>
987
      <wire from="(1680,1010)" to="(1680,1370)"/>
988
      <wire from="(1680,1010)" to="(1700,1010)"/>
      <wire from="(1680,1370)" to="(1760,1370)"/>
990
```

```
<wire from="(1680,1800)" to="(1680,1820)"/>
991
       <wire from="(1680,610)" to="(1680,620)"/>
992
      <wire from="(1680,620)" to="(1680,750)"/>
       <wire from="(1680,620)" to="(1700,620)"/>
994
      <wire from="(170,1590)" to="(170,1940)"/>
       \langle \text{wire from="}(170,2190) \text{" to="}(170,2210) \text{"/} \rangle
996
       <wire from="(1700,1010)" to="(1700,1030)"/>
997
      <wire from="(1700,520)" to="(1700,560)"/>
       <wire from="(1700,520)" to="(1790,520)"/>
999
      <wire from="(1700,620)" to="(1700,640)"/>
1000
      <wire from="(1700,900)" to="(1700,950)"/>
       <wire from="(1700,900)" to="(1780,900)"/>
1002
      <wire from="(1710,2320)" to="(1710,2360)"/>
1003
       <wire from="(1710,2320)" to="(1780,2320)"/>
1004
      <wire from="(1720,1110)" to="(1720,1230)"/>
1005
      <wire from="(1720,1230)" to="(2290,1230)"/>
1006
       <wire from="(1720,1700)" to="(1720,1820)"/>
1007
      <wire from="(1720,1700)" to="(2000,1700)"/>
1008
       <wire from="(1720,2560)" to="(1780,2560)"/>
1009
      <wire from="(1720,720)" to="(1720,830)"/>
1010
      <wire from="(1720,830)" to="(2400,830)"/>
       <wire from="(1730,2520)" to="(1730,2550)"/>
1012
      <wire from="(1730,2520)" to="(2400,2520)"/>
1013
       <wire from="(1740,1020)" to="(1740,1060)"/>
1014
       <wire from="(1740,1020)" to="(1770,1020)"/>
1015
      <wire from="(1740,2580)" to="(1740,2600)"/>
1016
       <wire from="(1740,2600)" to="(1750,2600)"/>
1017
      <wire from="(1740,630)" to="(1740,670)"/>
1018
       <wire from="(1740,630)" to="(1770,630)"/>
1019
       <wire from="(1750,2430)" to="(1750,2550)"/>
1020
      <wire from="(1750,2430)" to="(2290,2430)"/>
1021
       <wire from="(1750,2600)" to="(1750,2620)"/>
1022
      <wire from="(1750,390)" to="(1750,550)"/>
1023
      <wire from="(1750,390)" to="(2250,390)"/>
      <wire from="(1750,920)" to="(1750,940)"/>
1025
```

```
<wire from="(1760,1370)" to="(1760,1430)"/>
1026
       <wire from="(1770,1020)" to="(1770,1320)"/>
1027
       <wire from="(1770,1320)" to="(1850,1320)"/>
1028
       <wire from="(1770,2680)" to="(1770,2750)"/>
1029
       <wire from="(1770,2750)" to="(2550,2750)"/>
1030
       <wire from="(1770,600)" to="(1770,630)"/>
1031
       <wire from="(1770,630)" to="(1840,630)"/>
1032
       <wire from="(1770,990)" to="(1770,1020)"/>
1033
       <wire from="(1780,1310)" to="(1780,1340)"/>
1034
       <wire from="(1780,1310)" to="(1930,1310)"/>
1035
       \langle \text{wire from="}(1780,1480) \text{" to="}(1780,1650) \text{"}/\rangle
1036
       <wire from="(1780,1650)" to="(1780,2320)"/>
1037
       <wire from="(1780,2560)" to="(1940,2560)"/>
1038
       <wire from="(1780,860)" to="(1780,900)"/>
1039
       <wire from="(1780,860)" to="(2120,860)"/>
1040
       <wire from="(1780,900)" to="(1790,900)"/>
1041
       <wire from="(1790,2340)" to="(1790,2550)"/>
1042
       <wire from="(1790,2340)" to="(2050,2340)"/>
1043
       <wire from="(1790,2600)" to="(1790,2620)"/>
1044
       <wire from="(1790,2600)" to="(1800,2600)"/>
1045
       <wire from="(1790,520)" to="(1790,550)"/>
1046
       \langle \text{wire from="}(1790,520) \text{" to="}(2250,520) \text{"/} \rangle
1047
       <wire from="(1790,900)" to="(1790,940)"/>
1048
       <wire from="(1800,1390)" to="(1800,1430)"/>
1049
       <wire from="(1800,2320)" to="(1800,2330)"/>
1050
       <wire from="(1800,2320)" to="(1920,2320)"/>
1051
       <wire from="(1800,2580)" to="(1800,2600)"/>
1052
       <wire from="(1810,2360)" to="(1810,2550)"/>
1053
       <wire from="(1810,2360)" to="(2070,2360)"/>
1054
       <wire from="(1820,1330)" to="(1820,1340)"/>
       <wire from="(1820,1330)" to="(1850,1330)"/>
1056
       <wire from="(1840,1280)" to="(1960,1280)"/>
1057
       \langle \text{wire from="(1840,630)" to="(1840,760)"/} \rangle
1058
       <wire from="(1840,760)" to="(1840,1280)"/>
       <wire from="(1850,1320)" to="(1850,1330)"/>
1060
```

```
<wire from="(1850,1330)" to="(1850,1340)"/>
1061
       <wire from="(1870,1270)" to="(1910,1270)"/>
1062
      <wire from="(1870,1390)" to="(1870,1680)"/>
       <wire from="(1870,750)" to="(1870,1270)"/>
1064
      <wire from="(1870,750)" to="(1930,750)"/>
1065
      <wire from="(1890,1300)" to="(1890,1340)"/>
1066
       <wire from="(1890,1300)" to="(2020,1300)"/>
1067
      <wire from="(190,1500)" to="(190,1540)"/>
       <wire from="(190,1500)" to="(580,1500)"/>
1069
      <wire from="(190,1940)" to="(190,1950)"/>
1070
      <wire from="(190,1940)" to="(590,1940)"/>
       <wire from="(190,2260)" to="(190,2560)"/>
1072
      <wire from="(190,2560)" to="(360,2560)"/>
1073
       <wire from="(1900,1420)" to="(1900,1520)"/>
1074
      <wire from="(1910,1270)" to="(1910,1390)"/>
1075
      <wire from="(1910,1390)" to="(1910,1410)"/>
1076
       <wire from="(1910,1390)" to="(2050,1390)"/>
1077
      <wire from="(1910,1410)" to="(1920,1410)"/>
1078
       <wire from="(1910,400)" to="(1910,560)"/>
1079
      <wire from="(1910,400)" to="(2000,400)"/>
1080
      <wire from="(1910,840)" to="(1910,870)"/>
1081
       \langle \text{wire from="(1910,840)" to="(1970,840)"/>}
1082
      <wire from="(1910,900)" to="(1910,920)"/>
1083
       <wire from="(1910,920)" to="(1910,950)"/>
1084
      <wire from="(1910,920)" to="(2000,920)"/>
1085
      <wire from="(1920,1410)" to="(1920,1420)"/>
       <wire from="(1920,1570)" to="(1920,1690)"/>
1087
      \langle \text{wire from="(1920,1690)" to="(1920,2320)"/} \rangle
1088
       <wire from="(1930,1000)" to="(1930,1010)"/>
1089
       <wire from="(1930,1010)" to="(1930,1260)"/>
1090
      <wire from="(1930,1010)" to="(1950,1010)"/>
1091
       <wire from="(1930,1260)" to="(1930,1310)"/>
1092
      <wire from="(1930,1260)" to="(2070,1260)"/>
1093
      <wire from="(1930,610)" to="(1930,620)"/>
      <wire from="(1930,620)" to="(1930,750)"/>
1095
```

```
<wire from="(1930,620)" to="(1950,620)"/>
1096
       <wire from="(1940,1470)" to="(1940,1520)"/>
1097
       <wire from="(1950,1010)" to="(1950,1030)"/>
       <wire from="(1950,2530)" to="(1950,2550)"/>
1099
       <wire from="(1950,2530)" to="(2410,2530)"/>
1100
       \langle \text{wire from="(1950,530)" to="(1950,560)"/} \rangle
1101
       <wire from="(1950,530)" to="(2040,530)"/>
1102
       <wire from="(1950,620)" to="(1950,640)"/>
1103
       \langle \text{wire from="(1950,910)" to="(1950,950)"/>}
1104
       <wire from="(1950,910)" to="(2040,910)"/>
1105
       \langle \text{wire from="(1960,1280)" to="(1960,1410)"/>}
1106
       <wire from="(1960,1410)" to="(1960,1420)"/>
1107
       <wire from="(1960,1410)" to="(1980,1410)"/>
1108
       <wire from="(1960,2580)" to="(1960,2590)"/>
1109
       <wire from="(1960,2590)" to="(1970,2590)"/>
1110
       <wire from="(1970,1110)" to="(1970,1240)"/>
1111
       <wire from="(1970,1240)" to="(2300,1240)"/>
1112
       <wire from="(1970,2440)" to="(1970,2550)"/>
1113
       <wire from="(1970,2440)" to="(2300,2440)"/>
1114
       <wire from="(1970,2590)" to="(1970,2620)"/>
1115
       <wire from="(1970,720)" to="(1970,840)"/>
1116
       \langle \text{wire from="(1970,840)" to="(2410,840)"/>}
1117
       <wire from="(1980,1410)" to="(1980,1420)"/>
1118
       <wire from="(1990,1020)" to="(1990,1060)"/>
1119
       <wire from="(1990,1020)" to="(2020,1020)"/>
1120
       <wire from="(1990,2680)" to="(1990,2760)"/>
1121
       <wire from="(1990,2760)" to="(2560,2760)"/>
1122
       <wire from="(1990,630)" to="(1990,670)"/>
1123
       <wire from="(1990,630)" to="(2020,630)"/>
1124
       <wire from="(2000,1470)" to="(2000,1700)"/>
1125
       <wire from="(2000,400)" to="(2000,550)"/>
1126
       <wire from="(2000,400)" to="(2280,400)"/>
1127
       \langle \text{wire from="}(2000,920) \text{" to="}(2000,940) \text{"/>}
1128
       <wire from="(2010,2600)" to="(2010,2620)"/>
       <wire from="(2010,2600)" to="(2040,2600)"/>
1130
```

```
\langle \text{wire from="}(2020,1020) \text{"to="}(2020,1300) \text{"/} \rangle
1131
       <wire from="(2020,1410)" to="(2020,1420)"/>
1132
       <wire from="(2020,1410)" to="(2120,1410)"/>
       <wire from="(2020,600)" to="(2020,630)"/>
1134
       <wire from="(2020,630)" to="(2120,630)"/>
1135
       \langle \text{wire from="}(2020,990) \text{"to="}(2020,1020) \text{"/} \rangle
1136
       <wire from="(2040,2570)" to="(2040,2600)"/>
1137
       <wire from="(2040,530)" to="(2040,550)"/>
       <wire from="(2040,530)" to="(2280,530)"/>
1139
       <wire from="(2040,910)" to="(2040,940)"/>
1140
       <wire from="(2040,910)" to="(2090,910)"/>
       <wire from="(2050,1390)" to="(2050,2340)"/>
1142
       <wire from="(2070,1260)" to="(2070,2360)"/>
1143
       <wire from="(210,2190)" to="(210,2210)"/>
1144
       <wire from="(210,2190)" to="(240,2190)"/>
1145
       <wire from="(2100,330)" to="(2100,340)"/>
1146
       \langle \text{wire from} = "(2100,340)" \text{ to} = "(2330,340)"/>
1147
       <wire from="(2100,460)" to="(2100,470)"/>
1148
       <wire from="(2100,470)" to="(2330,470)"/>
1149
       <wire from="(2120,630)" to="(2120,860)"/>
1150
       <wire from="(2120,860)" to="(2120,1410)"/>
1151
       \langle \text{wire from="}(2130,330) \text{"to="}(2130,350) \text{"/} \rangle
       <wire from="(2130,350)" to="(2350,350)"/>
1153
       <wire from="(2130,460)" to="(2130,480)"/>
1154
       <wire from="(2130,480)" to="(2350,480)"/>
1155
       <wire from="(2160,330)" to="(2160,360)"/>
1156
       <wire from="(2160,360)" to="(2370,360)"/>
1157
       <wire from="(2160,460)" to="(2160,490)"/>
1158
       <wire from="(2160,490)" to="(2370,490)"/>
1159
       <wire from="(2190,330)" to="(2190,370)"/>
1160
       <wire from="(2190,370)" to="(2390,370)"/>
1161
       <wire from="(2190,460)" to="(2190,500)"/>
1162
       \langle \text{wire from="}(2190,500) \text{" to="}(2390,500) \text{"}/\rangle
1163
       <wire from="(2220,330)" to="(2220,380)"/>
       <wire from="(2220,380)" to="(2410,380)"/>
1165
```

```
<wire from="(2220,460)" to="(2220,510)"/>
1166
        \langle \text{wire from} = "(2220,510)" \text{ to} = "(2410,510)"/>
1167
        \langle \text{wire from="}(2240,1180) \text{"to="}(2240,2380) \text{"/} \rangle
1168
        <wire from="(2250,1190)" to="(2250,2390)"/>
1169
        <wire from="(2250,330)" to="(2250,390)"/>
1170
        \langle \text{wire from} = "(2250,390)" \text{ to} = "(2430,390)"/>
1171
        <wire from="(2250,460)" to="(2250,520)"/>
1172
        <wire from="(2250,520)" to="(2430,520)"/>
1173
        \langle \text{wire from="}(2260,1200)" \text{ to="}(2260,2400)"/>
1174
        <wire from="(2270,1210)" to="(2270,2410)"/>
1175
        \langle \text{wire from="}(2280,1220) \text{"to="}(2280,2420) \text{"/} \rangle
1176
        \langle \text{wire from="}(2280,330) \text{"to="}(2280,400) \text{"/} \rangle
1177
        \langle \text{wire from} = "(2280, 400)" \text{ to} = "(2450, 400)" / \rangle
1178
        <wire from="(2280,460)" to="(2280,530)"/>
1179
        <wire from="(2280,530)" to="(2450,530)"/>
1180
        <wire from="(2290,1230)" to="(2290,2430)"/>
1181
        <wire from="(2300,1240)" to="(2300,2440)"/>
1182
        <wire from="(2330,330)" to="(2330,340)"/>
1183
        <wire from="(2330,460)" to="(2330,470)"/>
1184
        <wire from="(2350,330)" to="(2350,350)"/>
1185
        <wire from="(2350,460)" to="(2350,480)"/>
1186
        \langle \text{wire from="(2350,780)" to="(2350,2470)"/>}
1187
        <wire from="(2360,790)" to="(2360,2480)"/>
1188
        <wire from="(2370,330)" to="(2370,360)"/>
1189
        <wire from="(2370,460)" to="(2370,490)"/>
1190
        <wire from="(2370,800)" to="(2370,2490)"/>
1191
        \langle \text{wire from="(2380,810)" to="(2380,2500)"/>}
1192
        \langle \text{wire from="}(2390,330) \text{"to="}(2390,370) \text{"}/\rangle
1193
        <wire from="(2390,460)" to="(2390,500)"/>
1194
        <wire from="(2390,820)" to="(2390,2510)"/>
1195
        <wire from="(240,2190)" to="(240,2340)"/>
1196
        <wire from="(240,2340)" to="(290,2340)"/>
1197
        \langle \text{wire from="}(2400,830) \text{"to="}(2400,2520) \text{"/} \rangle
1198
        <wire from="(2410,330)" to="(2410,380)"/>
        <wire from="(2410,460)" to="(2410,510)"/>
1200
```

```
<wire from="(2410,840)" to="(2410,2530)"/>
1201
       <wire from="(2430,330)" to="(2430,390)"/>
1202
       <wire from="(2430,460)" to="(2430,520)"/>
       <wire from="(2450,330)" to="(2450,400)"/>
1204
       <wire from="(2450,460)" to="(2450,530)"/>
1205
       <wire from="(2500,330)" to="(2500,2700)"/>
1206
       <wire from="(2510,340)" to="(2510,2710)"/>
1207
       <wire from="(2510,340)" to="(2520,340)"/>
       \langle \text{wire from} = "(2520,330)" \text{ to} = "(2520,340)"/>
1209
       <wire from="(2520,350)" to="(2520,2720)"/>
1210
       <wire from="(2520,350)" to="(2540,350)"/>
       <wire from="(2530,360)" to="(2530,2730)"/>
1212
       <wire from="(2530,360)" to="(2560,360)"/>
1213
       <wire from="(2540,330)" to="(2540,350)"/>
1214
       <wire from="(2540,370)" to="(2540,2740)"/>
1215
       <wire from="(2540,370)" to="(2580,370)"/>
1216
       <wire from="(2550,380)" to="(2550,2750)"/>
1217
       <wire from="(2550,380)" to="(2600,380)"/>
1218
       <wire from="(2560,330)" to="(2560,360)"/>
1219
       <wire from="(2560,390)" to="(2560,2760)"/>
1220
       <wire from="(2560,390)" to="(2620,390)"/>
1221
       \langle \text{wire from="}(2580,330) \text{"to="}(2580,370) \text{"}/\rangle
1222
       <wire from="(2600,330)" to="(2600,380)"/>
1223
       <wire from="(2620,330)" to="(2620,390)"/>
1224
       \langle \text{wire from} = "(270, 2080)" \text{ to} = "(270, 2240)"/>
1225
       <wire from="(270,2080)" to="(290,2080)"/>
1226
       <wire from="(270,730)" to="(270,1710)"/>
1227
       <wire from="(270,730)" to="(680,730)"/>
1228
       <wire from="(290,1550)" to="(290,1640)"/>
1229
       <wire from="(290,1550)" to="(670,1550)"/>
1230
       <wire from="(290,1760)" to="(290,2080)"/>
1231
       <wire from="(290,2110)" to="(290,2160)"/>
1232
       <wire from="(290,2110)" to="(660,2110)"/>
1233
       \langle \text{wire from="(290,2290)" to="(290,2340)"/>}
       \langle \text{wire from="}(30,2380) \text{" to="}(390,2380) \text{"}/\rangle
1235
```

```
<wire from="(30,2390)" to="(700,2390)"/>
1236
       <wire from="(30,2400)" to="(980,2400)"/>
1237
       <wire from="(30,2410)" to="(1190,2410)"/>
1238
       \langle \text{wire from} = "(30,2420)" \text{ to} = "(1470,2420)"/>
1239
       <wire from="(30,2430)" to="(1750,2430)"/>
1240
       \langle \text{wire from="}(30,2440) \text{" to="}(1970,2440) \text{"/} \rangle
1241
       <wire from="(30,2470)" to="(370,2470)"/>
1242
       <wire from="(30,2480)" to="(680,2480)"/>
1243
       <wire from="(30,2490)" to="(960,2490)"/>
1244
       <wire from="(30,2500)" to="(1170,2500)"/>
1245
       <wire from="(30,2510)" to="(1450,2510)"/>
1246
       \langle \text{wire from="}(30,2520)" \text{ to="}(1730,2520)"/>
1247
       <wire from="(30,2530)" to="(1950,2530)"/>
1248
       <wire from="(310,1690)" to="(310,1710)"/>
1249
       <wire from="(310,2210)" to="(310,2240)"/>
1250
       <wire from="(330,1620)" to="(330,1640)"/>
1251
       \langle \text{wire from="}(330,1620) \text{" to="}(360,1620) \text{"/} \rangle
1252
       <wire from="(330,2150)" to="(330,2160)"/>
1253
       <wire from="(330,2150)" to="(350,2150)"/>
1254
       <wire from="(350,2130)" to="(350,2150)"/>
1255
       <wire from="(350,2130)" to="(380,2130)"/>
1256
       \langle \text{wire from="}(350,2150) \text{" to="}(360,2150) \text{"/} \rangle
1257
       <wire from="(360,1620)" to="(360,1640)"/>
1258
       \langle \text{wire from} = "(360, 2150)" \text{ to} = "(360, 2160)"/>
1259
       <wire from="(360,2560)" to="(420,2560)"/>
1260
       <wire from="(360,750)" to="(360,1620)"/>
1261
       <wire from="(360,750)" to="(770,750)"/>
1262
       \langle \text{wire from="}(370,2470) \text{" to="}(2350,2470) \text{"/} \rangle
1263
       <wire from="(370,2470)" to="(370,2550)"/>
1264
       <wire from="(380,1690)" to="(380,2130)"/>
1265
       <wire from="(380,2580)" to="(380,2600)"/>
1266
       <wire from="(380,2600)" to="(390,2600)"/>
1267
       <wire from="(390,2380)" to="(2240,2380)"/>
1268
       <wire from="(390,2380)" to="(390,2550)"/>
       <wire from="(390,2600)" to="(390,2610)"/>
1270
```

```
<wire from="(400,1580)" to="(400,1640)"/>
1271
       <wire from="(400,1580)" to="(730,1580)"/>
1272
       <wire from="(400,2130)" to="(400,2160)"/>
       <wire from="(400,2130)" to="(770,2130)"/>
1274
       <wire from="(410,2670)" to="(410,2700)"/>
1275
       <wire from="(410,2700)" to="(2500,2700)"/>
1276
       <wire from="(420,2560)" to="(670,2560)"/>
1277
       <wire from="(430,2360)" to="(430,2550)"/>
       \langle \text{wire from} = "(430, 2360)" \text{ to} = "(660, 2360)"/>
1279
       <wire from="(430,2600)" to="(430,2610)"/>
1280
       <wire from="(430,2600)" to="(440,2600)"/>
       <wire from="(440,2580)" to="(440,2600)"/>
1282
       <wire from="(450,2340)" to="(450,2550)"/>
1283
       <wire from="(450,2340)" to="(480,2340)"/>
1284
       <wire from="(460,1830)" to="(460,2030)"/>
1285
       <wire from="(460,1830)" to="(490,1830)"/>
1286
       <wire from="(470,1160)" to="(470,1360)"/>
1287
       <wire from="(470,1160)" to="(860,1160)"/>
1288
       <wire from="(480,1860)" to="(480,1950)"/>
1289
       \langle \text{wire from} = "(480, 1860)" \text{ to} = "(860, 1860)"/>
1290
       <wire from="(480,2080)" to="(480,2340)"/>
1291
       <wire from="(490,1270)" to="(490,1300)"/>
1292
       <wire from="(490,1270)" to="(970,1270)"/>
1293
       <wire from="(490,1410)" to="(490,1460)"/>
1294
       <wire from="(490,1460)" to="(490,1830)"/>
1295
       <wire from="(500,2000)" to="(500,2030)"/>
       <wire from="(510,1350)" to="(510,1360)"/>
1297
       <wire from="(520,1920)" to="(520,1950)"/>
1298
       <wire from="(520,1920)" to="(550,1920)"/>
1299
       <wire from="(530,1290)" to="(530,1300)"/>
1300
       <wire from="(530,1290)" to="(560,1290)"/>
1301
       <wire from="(550,1830)" to="(550,1920)"/>
1302
       <wire from="(550,1830)" to="(580,1830)"/>
1303
       <wire from="(550,1920)" to="(550,1950)"/>
       <wire from="(550,780)" to="(660,780)"/>
1305
```

```
<wire from="(550,790)" to="(840,790)"/>
1306
       <wire from="(550,800)" to="(1030,800)"/>
1307
       <wire from="(550,810)" to="(1230,810)"/>
       <wire from="(550,820)" to="(1450,820)"/>
1309
       <wire from="(550,830)" to="(1660,830)"/>
1310
       <wire from="(550,840)" to="(1910,840)"/>
1311
       <wire from="(560,1180)" to="(720,1180)"/>
1312
       <wire from="(560,1190)" to="(900,1190)"/>
1313
       \langle \text{wire from="}(560,1200) \text{" to="}(1090,1200) \text{"}/\rangle
1314
       <wire from="(560,1210)" to="(1290,1210)"/>
1315
       <wire from="(560,1220)" to="(1510,1220)"/>
1316
       <wire from="(560,1230)" to="(1720,1230)"/>
1317
       <wire from="(560,1240)" to="(1970,1240)"/>
1318
       <wire from="(560,1260)" to="(560,1290)"/>
1319
       <wire from="(560,1260)" to="(950,1260)"/>
1320
       <wire from="(560,1290)" to="(560,1300)"/>
1321
       \langle \text{wire from="}(570,2000) \text{" to="}(570,2330) \text{"/>}
1322
       <wire from="(580,1350)" to="(580,1500)"/>
1323
       \langle \text{wire from} = "(580, 1500)" \text{ to} = "(580, 1830)"/>
1324
       <wire from="(580,340)" to="(660,340)"/>
1325
       <wire from="(590,1940)" to="(590,1950)"/>
1326
       \langle \text{wire from} = "(590, 1940)" \text{ to} = "(970, 1940)"/>
1327
       <wire from="(590,350)" to="(840,350)"/>
1328
       <wire from="(590,360)" to="(1030,360)"/>
1329
       <wire from="(590,370)" to="(1230,370)"/>
1330
       <wire from="(590,380)" to="(1450,380)"/>
1331
       <wire from="(590,390)" to="(1660,390)"/>
1332
       <wire from="(590,400)" to="(1910,400)"/>
1333
       <wire from="(590,470)" to="(700,470)"/>
1334
       <wire from="(590,480)" to="(880,480)"/>
1335
       <wire from="(590,490)" to="(1070,490)"/>
1336
       <wire from="(590,500)" to="(1270,500)"/>
1337
       <wire from="(590,510)" to="(1490,510)"/>
1338
       <wire from="(590,520)" to="(1700,520)"/>
       <wire from="(590,530)" to="(1950,530)"/>
1340
```

```
<wire from="(60,1120)" to="(60,1620)"/>
1341
       <wire from="(60,1120)" to="(680,1120)"/>
1342
      <wire from="(60,1810)" to="(60,2030)"/>
       <wire from="(60,1810)" to="(80,1810)"/>
1344
      <wire from="(600,1280)" to="(1050,1280)"/>
1345
      <wire from="(600,1280)" to="(600,1300)"/>
1346
       <wire from="(620,1320)" to="(620,1450)"/>
1347
      <wire from="(620,1320)" to="(830,1320)"/>
       <wire from="(640,1290)" to="(1010,1290)"/>
1349
      <wire from="(640,1290)" to="(640,1370)"/>
1350
      <wire from="(640,1500)" to="(640,1510)"/>
1351
       <wire from="(640,1510)" to="(670,1510)"/>
1352
      <wire from="(640,2080)" to="(640,2240)"/>
1353
       <wire from="(640,2080)" to="(670,2080)"/>
1354
      <wire from="(660,1420)" to="(660,1450)"/>
1355
      <wire from="(660,2110)" to="(1030,2110)"/>
1356
       <wire from="(660,2110)" to="(660,2160)"/>
1357
      <wire from="(660,2290)" to="(660,2360)"/>
1358
       <wire from="(660,340)" to="(660,560)"/>
1359
      <wire from="(660,340)" to="(750,340)"/>
1360
      <wire from="(660,780)" to="(660,920)"/>
1361
       <wire from="(660,780)" to="(720,780)"/>
1362
      <wire from="(660,920)" to="(660,950)"/>
1363
       <wire from="(660,920)" to="(750,920)"/>
1364
       <wire from="(670,1510)" to="(670,1550)"/>
1365
      <wire from="(670,1550)" to="(670,2080)"/>
       <wire from="(670,2560)" to="(730,2560)"/>
1367
      <wire from="(680,1000)" to="(680,1010)"/>
1368
      <wire from="(680,1010)" to="(680,1120)"/>
1369
       <wire from="(680,1010)" to="(700,1010)"/>
1370
      <wire from="(680,1360)" to="(680,1370)"/>
1371
       <wire from="(680,1360)" to="(710,1360)"/>
1372
      <wire from="(680,2210)" to="(680,2240)"/>
1373
      \langle \text{wire from="}(680,2480) \text{"to="}(2360,2480) \text{"}/\rangle
      <wire from="(680,2480)" to="(680,2550)"/>
1375
```

```
<wire from="(680,610)" to="(680,620)"/>
1376
       <wire from="(680,620)" to="(680,730)"/>
1377
       <wire from="(680,620)" to="(700,620)"/>
1378
       <wire from="(680,730)" to="(680,740)"/>
1379
       <wire from="(690,2580)" to="(690,2600)"/>
1380
       <wire from="(690,2600)" to="(700,2600)"/>
1381
       <wire from="(700,1010)" to="(700,1030)"/>
1382
       <wire from="(700,2150)" to="(700,2160)"/>
1383
       \langle \text{wire from} = "(700, 2150)" \text{ to} = "(730, 2150)"/>
1384
       <wire from="(700,2390)" to="(2250,2390)"/>
1385
       <wire from="(700,2390)" to="(700,2550)"/>
1386
       <wire from="(700,2600)" to="(700,2610)"/>
1387
       <wire from="(700,470)" to="(700,560)"/>
1388
       <wire from="(700,470)" to="(790,470)"/>
1389
       <wire from="(700,620)" to="(700,640)"/>
1390
       <wire from="(700,910)" to="(700,950)"/>
1391
       <wire from="(700,910)" to="(790,910)"/>
1392
       <wire from="(710,1330)" to="(710,1360)"/>
1393
       <wire from="(710,1330)" to="(810,1330)"/>
1394
       <wire from="(710,1360)" to="(710,1370)"/>
1395
       <wire from="(720,1110)" to="(720,1180)"/>
1396
       <wire from="(720,1180)" to="(2240,1180)"/>
1397
       <wire from="(720,2670)" to="(720,2710)"/>
1398
       \langle \text{wire from="}(720,2710) \text{"to="}(2510,2710) \text{"/} \rangle
1399
       <wire from="(720,720)" to="(720,780)"/>
1400
       <wire from="(720,780)" to="(2350,780)"/>
1401
       <wire from="(730,1420)" to="(730,1580)"/>
1402
       <wire from="(730,1580)" to="(730,2150)"/>
1403
       <wire from="(730,2150)" to="(730,2160)"/>
1404
       <wire from="(730,2560)" to="(950,2560)"/>
1405
       <wire from="(740,1020)" to="(740,1060)"/>
1406
       <wire from="(740,1020)" to="(770,1020)"/>
1407
       <wire from="(740,2350)" to="(1000,2350)"/>
1408
       <wire from="(740,2350)" to="(740,2550)"/>
       <wire from="(740,2600)" to="(740,2610)"/>
1410
```

```
<wire from="(740,2600)" to="(750,2600)"/>
1411
       <wire from="(740,630)" to="(740,670)"/>
1412
      <wire from="(740,630)" to="(770,630)"/>
1413
       <wire from="(750,1350)" to="(1070,1350)"/>
1414
      <wire from="(750,1350)" to="(750,1370)"/>
1415
      <wire from="(750,2210)" to="(750,2330)"/>
1416
      <wire from="(750,2580)" to="(750,2600)"/>
1417
      <wire from="(750,340)" to="(2100,340)"/>
       <wire from="(750,340)" to="(750,550)"/>
1419
      <wire from="(750,920)" to="(750,940)"/>
1420
      <wire from="(760,2320)" to="(760,2550)"/>
       <wire from="(760,2320)" to="(890,2320)"/>
1422
      <wire from="(770,1020)" to="(770,1150)"/>
1423
       <wire from="(770,2130)" to="(1140,2130)"/>
1424
      <wire from="(770,2130)" to="(770,2160)"/>
1425
      <wire from="(770,600)" to="(770,630)"/>
1426
       <wire from="(770,630)" to="(770,750)"/>
1427
      <wire from="(770,990)" to="(770,1020)"/>
1428
       <wire from="(790,470)" to="(2100,470)"/>
1429
      <wire from="(790,470)" to="(790,550)"/>
1430
      <wire from="(790,730)" to="(790,910)"/>
1431
       \langle \text{wire from="}(790,730) \text{" to="}(830,730) \text{"}/\rangle
1432
      <wire from="(790,910)" to="(790,940)"/>
1433
       <wire from="(80,1460)" to="(490,1460)"/>
1434
      <wire from="(80,1460)" to="(80,1540)"/>
1435
      <wire from="(80,1670)" to="(80,1810)"/>
       <wire from="(80,1860)" to="(480,1860)"/>
1437
      <wire from="(80,1860)" to="(80,1950)"/>
1438
      <wire from="(80,2080)" to="(80,2330)"/>
1439
       <wire from="(80,2330)" to="(130,2330)"/>
1440
      <wire from="(810,750)" to="(810,1330)"/>
1441
       <wire from="(810,750)" to="(950,750)"/>
1442
      <wire from="(830,1850)" to="(830,2040)"/>
1443
      <wire from="(830,1850)" to="(970,1850)"/>
      <wire from="(830,730)" to="(830,1320)"/>
1445
```

```
<wire from="(830,730)" to="(860,730)"/>
1446
       <wire from="(840,350)" to="(840,560)"/>
1447
       <wire from="(840,350)" to="(930,350)"/>
1448
       <wire from="(840,790)" to="(840,920)"/>
1449
       <wire from="(840,790)" to="(900,790)"/>
1450
       <wire from="(840,920)" to="(840,950)"/>
1451
       <wire from="(840,920)" to="(930,920)"/>
1452
       <wire from="(850,2090)" to="(850,2100)"/>
1453
       \langle \text{wire from="}(850,2100) \text{" to="}(890,2100) \text{"}/\rangle
1454
       <wire from="(860,1000)" to="(860,1010)"/>
1455
       <wire from="(860,1010)" to="(860,1160)"/>
1456
       <wire from="(860,1010)" to="(880,1010)"/>
1457
       <wire from="(860,1860)" to="(1180,1860)"/>
1458
       <wire from="(860,1860)" to="(860,1960)"/>
1459
       <wire from="(860,610)" to="(860,620)"/>
1460
       <wire from="(860,620)" to="(860,730)"/>
1461
       \langle \text{wire from="}(860,620) \text{" to="}(880,620) \text{"/} \rangle
1462
       <wire from="(860,730)" to="(860,740)"/>
1463
       <wire from="(870,2030)" to="(870,2040)"/>
1464
       <wire from="(870,2030)" to="(880,2030)"/>
1465
       <wire from="(880,1010)" to="(880,1030)"/>
1466
       \langle \text{wire from="}(880,2010) \text{" to="}(880,2030) \text{"/>}
1467
       <wire from="(880,480)" to="(880,560)"/>
1468
       <wire from="(880,480)" to="(970,480)"/>
1469
       <wire from="(880,620)" to="(880,640)"/>
1470
       <wire from="(880,910)" to="(880,950)"/>
1471
       <wire from="(880,910)" to="(970,910)"/>
1472
       \langle \text{wire from="}(890,2100) \text{" to="}(890,2320) \text{"/>}
1473
       <wire from="(900,1110)" to="(900,1190)"/>
1474
       <wire from="(900,1190)" to="(2250,1190)"/>
1475
       <wire from="(900,1930)" to="(900,1960)"/>
1476
       <wire from="(900,1930)" to="(930,1930)"/>
1477
       <wire from="(900,720)" to="(900,790)"/>
1478
       <wire from="(900,790)" to="(2360,790)"/>
       <wire from="(920,1020)" to="(920,1060)"/>
1480
```

```
<wire from="(920,1020)" to="(950,1020)"/>
1481
       <wire from="(920,630)" to="(920,670)"/>
1482
       <wire from="(920,630)" to="(950,630)"/>
       <wire from="(930,1930)" to="(1050,1930)"/>
1484
       <wire from="(930,1930)" to="(930,1960)"/>
1485
       <wire from="(930,350)" to="(2130,350)"/>
1486
       <wire from="(930,350)" to="(930,550)"/>
1487
       <wire from="(930,920)" to="(930,940)"/>
       <wire from="(950,1020)" to="(950,1260)"/>
1489
       <wire from="(950,2010)" to="(950,2320)"/>
1490
       <wire from="(950,2560)" to="(1010,2560)"/>
       <wire from="(950,600)" to="(950,630)"/>
1492
       <wire from="(950,630)" to="(950,750)"/>
1493
       <wire from="(950,750)" to="(950,760)"/>
1494
       <wire from="(950,990)" to="(950,1020)"/>
1495
       \langle \text{wire from="(960,2490)" to="(2370,2490)"/>}
1496
       \langle \text{wire from} = "(960, 2490)" \text{ to} = "(960, 2550)"/>
1497
       <wire from="(970,1120)" to="(1050,1120)"/>
1498
       <wire from="(970,1120)" to="(970,1270)"/>
1499
       <wire from="(970,1270)" to="(970,1850)"/>
1500
       <wire from="(970,1940)" to="(1210,1940)"/>
1501
       <wire from="(970,1940)" to="(970,1960)"/>
1502
       <wire from="(970,2580)" to="(970,2610)"/>
1503
       <wire from="(970,480)" to="(2130,480)"/>
1504
       <wire from="(970,480)" to="(970,550)"/>
1505
       <wire from="(970,760)" to="(1010,760)"/>
       <wire from="(970,760)" to="(970,910)"/>
1507
       <wire from="(970,910)" to="(970,940)"/>
1508
       <wire from="(980,2400)" to="(2260,2400)"/>
1509
       <wire from="(980,2400)" to="(980,2550)"/>
      <wire from="(990,2670)" to="(990,2720)"/>
1511
       <wire from="(990,2720)" to="(2520,2720)"/>
1512
    </circuit>
1513
1514 </project>
```

6.4 Promty wykorzystane w rozmowie z chatGPT

Rozmowa z chatGPT dotyczyła głównie działania języka Verilog. Istniała jeszcze jedna rozmowa - dotyczaca błędów w verilogu; Jednak pomoc chatGPT, okazała się kompletnie niepoprawna - postanowiłem więc nie zawierać jej w sprawozdaniu.

what is the difference between wire and output in veriloh ChatGPT

In the context of Verilog, there are two main types of data objects: wires and outputs. Here's the difference between them:

Wire: A wire is a type of signal in Verilog that can be used to connect different components within a module. It is used for interconnecting signals between different modules or within a single module. Wires can be used for both sequential and combinational logic. They are typically used for passing data between modules or for connecting internal signals within a module. Wires are continuous assignments and can be driven by multiple drivers. Wires are not recommended for driving outputs in synthesis unless you explicitly intend to create a bidirectional signal.

Output: An output is a type of data object that represents an output port of a Verilog module. Outputs are used to send data from a module to its parent module or the top-level design. Outputs are typically used for representing the primary outputs of a module. They are used for driving external signals or signals that need to be observed outside the module. Outputs are single driven, meaning they can have only one driver. Outputs are typically used for generating outputs in synthesizable designs.

In summary, wires are used for internal interconnections within a module or between modules, while outputs represent the primary outputs of a module and are used for driving external signals. User K == 1'b1 what does this statement mmean in veriloh ChatGPT

In Verilog, the statement K = 1'b1; assigns the value 1 (logic high) to the variable K. Let's break it down:

K is a variable or signal that is being assigned a value. 1'b1 is a constant value in Verilog that represents a single-bit binary value of 1. The 1'b prefix indicates that it is a single-bit value. The assignment operator = is used to assign the value on the right side of the operator to the variable on the left side.

So, the statement K = 1'b1; sets the value of K to logic high (1), indicating that the variable K is assigned the binary value of 1. User how to assign it to false ChatGPT

To assign the value 0 (logic low or false) to a variable or signal in Verilog, you can use the statement K = 1'b0;. Let's break it down:

K is the variable or signal that you want to assign a value to. 1'b0 represents a single-bit binary value of 0. The 1'b prefix indicates that it is a single-bit value, and the 0

indicates the logic low value.

So, the statement K = 1'b0; sets the value of K to logic low (0), indicating that the variable K is assigned the binary value of 0, which represents false. User initial begin a = 53; b = 60; k = 5; assign $b_p rim[0] = 1'b0$; $for(i = 0; i < N_BIT; i++)beginNumberPrimnumbers_prim(.num1(a[i+1]))$; end10; display("end what appears to be the problem here ChatGPT

The code snippet you provided seems to have a problem with the usage of k[i] in the for loop.

Based on the context, it appears that k is a scalar variable, as you're accessing k[i] within the loop. However, in Verilog, you cannot directly access individual bits of a scalar variable using an index like k[i]. Scalar variables are single bits by definition and cannot be indexed.

If you intended k to be an array with multiple bits, you would need to declare it as an array in your code, like reg $[N_BIT - 1:0]k$; where N_BIT is the desired size of the karray.

Here's a corrected version of your code snippet, assuming k is an array:

```
verilog
```

7;

```
integer i; reg [N_BIT-1:0]k;

initial begin a=53; b=60; k=5;

assign b_prim[0]=1'b0;

for (i=0;i< N_BIT; i=i+1)beginNumberPrimnumbers_prim(.num1(a[i]),.num2(b[i]),.k(k[i]),.num1

1])); end

10; display("end
```

 $\label{eq:makesure} \mbox{Make sure to replace N}_B IT with the appropriate size for your karray. User module helloworld; parameter No. 1999 and 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter No. 1999 are size for your karray. User module helloworld; parameter no. 1999 are size for your karray. User module helloworld; parameter no. 1999 are size for your karray. User module helloworld; parameter no. 1999 are size for your karray. User module helloworld; parameter no. 1999 are size for your karray. User module helloworld; parameter no. 1999 are size for your karray. User module helloworld; parameter no. 1999 are size for your karray. User module helloworld; parameter no. 1999 are size for your karray. User module helloworld; parameter no. 1999 are size for your karray. User module helloworld; parameter no. 1999 are size for your karray. User$

```
 \begin{split} &\operatorname{reg} \, [\mathrm{N}_B IT - 1:0] a; reg [N_B IT - 1:0] b; reg [N_B IT - 1:0] k; \\ &\operatorname{reg} \, [\mathrm{N}_B IT:0] b_p rim; reg [N_B IT - 1:0] a_p rim; genvari; \\ &\operatorname{initial \, begin \, a = 53; \, b = 60; \, k = 5; \, assign \, b_p rim} [0] = 1'b0; for (i = 0; i < N_B IT; i + +) begin Number Primnumber s_p rim (.num1(a[i]), .num2(b[i]), .k(k[i]), .num1_P rim (a_p rim[i]), .num2_p rim (b[i]), .num2_
```

+)beginNumberPrimnumbers_prim(.num1(a[i]), .num2(b[i]), .k(k[i]), .num1_Prim(a_prim[i]), 1])); end10; display("end endmodule ChatGPT

The code you provided seems to be incomplete as the module NumberPrim is not defined. Assuming you have defined the NumberPrim module correctly, there are a couple of issues in your code:

The genvar declaration is missing the keyword generate before genvar i. The generate keyword is required when using generate constructs in Verilog.

In the NumberPrim module instantiation, you are using $b_p rim[i+1] a sanindex for num 2_p rim$, which is in 0], the valid indices for $b_p rim are from N_B IT to 1. Therefore$, it should be $b_p rim[i] instead of b_p rim[i+1]$

```
1].
              Here's the corrected code with the above issues addressed:
              verilog
              module hello_w orld; parameter N_B IT = 7;
              reg[N_BIT - 1:0]a; reg[N_BIT - 1:0]b; reg[N_BIT - 1:0]k;
              reg [N_BIT:0]b_prim; reg[N_BIT-1:0]a_prim; genvari;
              initial begin a = 53; b = 60; k = 5; assign b_p rim[0] = 1'b0; for(generatei = 0; i < 0)
N_BIT; i = i+1)beginNumberPrimnumbers_prim(.num1(a[i]),.num2(b[i]),.k(k[i]),.num1_Prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(a_prim(
endmodule
                Please make sure to define the NumberPrim module correctly and provide its imple-
mentation to ensure the code functions as expected. User module helloworld; parameter N_B IT =
7;
              reg[N_BIT - 1:0]a; reg[N_BIT - 1:0]b; reg[N_BIT - 1:0]k;
              reg [N_BIT:0]b_prim; reg[N_BIT-1:0]a_prim; genvari;
              initial begin a = 53; b = 60; k = 5; assign b_p rim[0] = 1'b0; for(i = 0; i < N_B IT; i = 0)
i+1) begin
              NumberPrim numbers<sub>p</sub>rim(.num1(a[i]),.num2(b[i]),.k(k[i]),.num1_Prim(a_prim[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_prim(b[i]),.num2_pri
1])); end
                10; display ("endendmoduleWhatisthesyntaxerrorhereChatGPT"
              The syntax error in your code is that you have not defined the module NumberPrim
 that is being instantiated within the hello_w or ldmodule. The error occurs because Verilog expects to find each of the first property of the standard property of th
              To resolve this error, you need to define the NumberPrim module before instantiating
it. Here's an example of how you can define the NumberPrim module:
              verilog
              module NumberPrim (
              input num1,
              input num2,
              input k,
              output num1_P rim,
              output num2_p rim
              ); // Define the internal logic of the NumberPrim module here // ...
              endmodule
               Replace the comments with the appropriate internal logic of the NumberPrim mo-
dule. Once you have defined the NumberPrim module correctly, the syntax error will be
resolved.
```

Note: Make sure that the module NumberPrim is defined in a separate file or within the same file before the helloworldmodule. UserButitisdefined, the error popsout on the loop initialization line, the

Apologies for the confusion. I misunderstood your previous response. Upon reevaluating your code, I see that the error lies in the line where you declare the genvar variable i within the initial block. In Verilog, genvar declarations must be placed outside procedural blocks like initial or always. They are typically used within generate blocks.

```
To fix the error, move the genvar declaration outside the initial block, like this: verilog module \operatorname{hello}_w \operatorname{orld}; \operatorname{parameter} N_B IT = 7; \operatorname{reg} \left[ \operatorname{N}_B IT - 1 : 0 \right] a; \operatorname{reg} \left[ \operatorname{N}_B IT - 1 : 0 \right] b; \operatorname{reg} \left[ \operatorname{N}_B IT - 1 : 0 \right] a_p r im; \operatorname{genvar} i; \operatorname{initial begin a} = 53; \operatorname{b} = 60; \operatorname{k} = 5; \operatorname{assign} \operatorname{b}_p r im [0] = 1'b0; \operatorname{for}(i = 0; i < \operatorname{N}_B IT; i = i + 1) \operatorname{begin} \operatorname{Number} \operatorname{Primnumber} s_p r im (.\operatorname{num} 1(a[i]), .\operatorname{num} 2(b[i]), .\operatorname{k}(k[i]), .\operatorname{num} 1_P r im (a_p r im[i]), .\operatorname{num} 2_p r im (b_p r im 1); \operatorname{num} 1_P r im (a_p r im 1); \operatorname{num} 1_P r im (a_p r im 1); \operatorname{num} 1_P r im (a_p r im 1);
```

By moving the genvar i; declaration outside the initial block, the syntax error should be resolved, and the code should compile without issues. User but the genvar was originally outside the initial block ChatGPT

Apologies for the confusion. You are correct, and I apologize for the incorrect statement in my previous response.

Upon reviewing your code again, I see that the genvar declaration is already correctly placed outside the initial block. I apologize for the incorrect information I provided earlier.

The issue you mentioned with the syntax error might be caused by a different part of your code or by the module NumberPrim. Please ensure that the NumberPrim module is defined correctly with the correct port declarations and that it appears before the instantiation in your code.

If you could provide the definition of the NumberPrim module or any specific error messages you are encountering, I would be happy to assist you further in resolving the issue. User module NumberPrim (input num1, input num2, input k,

```
output \operatorname{num} 1_P rim, \operatorname{output} \operatorname{num} 2_P rim); \operatorname{wirenum} 1_{PW}, \operatorname{num} 2_{PW}; if(k == 1'b1)beginassignnum 1_{PW} = \operatorname{assign\ num} 1_P rim = \operatorname{num} 1_{PW}; if (k == 1'b1) begin assign \operatorname{num} 2_{PW} = \operatorname{num} 1 | \operatorname{num} 2; \operatorname{endelsebeginassignnum} 2_{PW} = \operatorname{num} 1 \operatorname{num} 2; \operatorname{end} assign \operatorname{num} 2_P rim = \operatorname{num} 2_{PW};
```

Thank you for providing the NumberPrim module definition. The module implemen-

endmodule there you go ChatGPT

tation looks fine, and there doesn't appear to be any syntax errors in it.

Based on the provided code, the NumberPrim module takes inputs num1, num2, and k and provides outputs num1_Primandnum2_prim. The internal logic of the module performs different op

Please ensure that the NumberPrim module is defined correctly and appears in the same file or is included/imported into the file where the $hello_w orld module is defined$. Also, make sureth

If you are encountering any specific error messages or issues, please provide them so that I can assist you further. User Can GenVar be causing an issue when initialized in the wrong place (for examble in the initial)? ChatGPT

Yes, the placement of genvar declarations is important in Verilog. If a genvar declaration is placed within an initial block, it will result in a syntax error.

genvar declarations are typically used in generate constructs, such as generate blocks or for loops. They are used to create instances of modules or generate procedural blocks during elaboration time.

Here are some key points regarding the placement of genvar declarations:

genvar declarations should be placed outside of any procedural blocks like initial, always, or task.

genvar declarations are commonly placed before the generate block that uses them or at the module scope if they are used in multiple generate blocks.

genvar declarations are not necessary if you are not using any generate constructs in your code.

If you place a genvar declaration within an initial block or any procedural block, it will result in a syntax error. Therefore, it is important to ensure that genvar declarations are placed correctly according to the guidelines mentioned above.

7 Źródła

Literatura

- [1] Rozmowa ze sztuczną inteligencją chatgpt.
- [2] Verilog reference guide. https://www.hdlworks.com/hdl_corner/verilog_ref/.
- [3] David Dai. Prefix adder schematic. https://www.youtube.com/watch?v=beDjDXY6o9M&t.
- [4] Ahmad Hiasat. General modular adder designs for residue number system applications. *IET Circuits, Devices Systems*, 12(4):424–431, 2018.
- [5] Fischer M.J Ladner, E. Parallel prefix computation. J. ACM, 27(4):831–838, 1980.