AMBA AXI3 BUS PROTOCOL

TEAM MEMBERS:

- 1. Haranadh Chintapalli
- 2. Soma Sai Charitha Yenuga
- 3. Durga Swetha Chintakunta
- 4. Apoorva Kattamanchi

PRESENTATION OVERVIEW

INTRODUCTION

DESIGN

VERIFICATION

EMULATION

OBJECTIVE

- Design and verification of AMBA AXI3 protocol
- To design read/write address channels,read/write data channels and write response channels.
- ➤ Verification environment in System Verilog
- > Driver
- > Monitor
- > Assertions
- > Emulation: Standalone mode.

INTRODUCTION

- Advanced Microcontroller Bus Architecture (AMBA) is an open-standard, on-chip interconnect specification
- > Targeted at high performance, high frequency system designs
- Separate address/control and data phases.
- Burst based transactions with only start address issued.
- > Flexibility in implementation of interconnect architectures.
- ➤ Backward compatible with AHB and APB interfaces.

DESIGN

Slave Memory is designed to be 4K addresses.

- 000 to 1FF RAM1-Invalid Range
- 200 to 5FF ROM- Read Only
- 600 to FFF RAM2- Valid Writes and Reads.


Burst implementation modes are:

1. Fixed, Incremental, Wrapping


The AMBA AXI 3 has the following 5 channels

- •Write Address Channel The 32 bit Address is given by the master to the slave along with the transaction ID and other control signals
- •Write Data Channel With the same transaction ID, data(maximum of 32 bit data per transaction) to be written is transmitted by master to the slave along with the burst vector value
- •Write Response Channel As per the received data the slave gives a response
- •Read Address Channel Master sends a 32 bit address to the slave requesting to read data from that address
- •**Read Data Channel** Slave transmits the data to the master, corresponding to the address received and also as per the burst vector value

READ TRANSACTION



WRITE TRANSACTION



SYSTEM VERILOG CONSTRUCTS USED IN DESIGN

Interface

Modports

Always_ff and always_comb blocks

Enumerated signals

Unique Case

AXI PROTOCOL SIGNALS

- Address,Data Read,Write, Response Signals from all the channels Clock and reset (active low)
- VALID and READY signals for each channel
- AWADDR: Write Address, WDATA: Write Data, ARADDR: Read Address, RDATA: Read Data
- AWID, WID, WLAST, RLAST, BREADY, BVALID, BID, BRESP

Table 7-1	RRESP[1:	01 and	BRESPI	1:01	encoding

RRESP[1:0] BRESP[1:0]	Response	Meaning
ь00	OKAY	Normal access okay indicates if a normal access has been successful. Can also indicate an exclusive access failure.
b01	EXOKAY	Exclusive access okay indicates that either the read or write portion of an exclusive access has been successful.
ь10	SLVERR	Slave error is used when the access has reached the slave successfully, but the slave wishes to return an error condition to the originating master.
ь11	DECERR	Decode error is generated typically by an interconnect component to indicate that there is no slave at the transaction address.

Table 4-3 Rurst type encoding

ARBURST[1:0] AWBURST[1:0]	Burst type	Description	Access
ь00	FIXED	Fixed-address burst	FIFO-type
ь01	INCR	Incrementing-address burst	Normal sequential memory
ь10	WRAP	Incrementing-address burst that wraps to a lower address at the wrap boundary	Cache line
b11	Reserved		2

Table 4-1 Burst length encodi

ARLEN[3:0] AWLEN[3:0]	Number of data transfers
60000	1
60001	2
60010	3
63	
0.00	
ы 101	14
ь1110	15
ы111	16

Table 4-2 Burst size encoding

ARSIZE[2:0] AWSIZE[2:0]	Bytes in transfer
ь000	1
ь001	2
ь010	4
b011	8
b100	16
ь101	32
b110	64
b111	128

Modports in the design

```
modport master (
         //input
                         clk.
         //input resetn,
  // ADDRESS WRITE CHANNEL
         input AWREADY,
         output AWVALID.
         output AWBURST.
         output AWSIZE,
         output AWLEN,
         output AWADDR,
         output AWID,
  // DATA WRITE CHANNEL
         input
                 WREADY.
         output WVALID,
         output WLAST,
         output WSTRB,
         output WDATA,
         output WID,
  // WRITE RESPONSE CHANNEL
         input BID,
         input
                 BRESP.
         input BVALID,
         output BREADY,
  // READ ADDRESS CHANNEL
         input ARREADY,
         output ARID,
         output ARADDR,
         output ARLEN,
         output ARSIZE,
         output ARBURST,
         output ARVALID,
  // READ DATA CHANNEL
         input
                 RID.
                 RDATA.
         input
         input
                 RRESP,
         input
                 RLAST,
         input
                 RVALID,
         output RREADY
  );
```

```
modport slave (
         //input
                          clk,
         //input resetn,
 // ADDRESS WRITE CHANNEL
          output AWREADY,
          input
                 AWVALID,
          input
                 AWBURST,
          input
                 AWSIZE,
                  AWLEN,
          input
          input
                  AWADDR,
          input
                 AWID,
 // DATA WRITE CHANNEL
          output WREADY,
          input
                  WVALID,
          input
                  WLAST,
                  WSTRB.
          input
                  WDATA.
          input
          input
                  WID.
 // WRITE RESPONSE CHANNEL
          output BID,
          output BRESP,
          output BVALID,
          input
                 BREADY,
 // READ ADDRESS CHANNEL
          output ARREADY,
          input
                  ARID,
          input
                 ARADDR,
          input
                  ARLEN,
          input
                 ARSIZE,
          input
                 ARBURST,
                 ARVALID,
          input
 // READ DATA CHANNEL
          output RID.
          output RDATA,
          output RRESP,
          output RLAST,
          output RVALID,
          input RREADY
```

AXI WRITE TRANSFERS DEPENDING ON BURST

FIXED:

unique case (AMBAS.AWBURST) 2'b00:begin masteraddress = AWADDR r; unique case (AMBAS.WSTRB) 4'b0001:begin slave memory[masteraddress] = AMBAS.WDATA[7:0]; end 4'b0010:begin slave memory[masteraddress] = AMBAS.WDATA[15:8]; end 4'b0100:begin slave memory[masteraddress] = AMBAS.WDATA[23:16]; end 4'b1000:begin slave memory[masteraddress] = AMBAS.WDATA[31:24]; end 4'b0011:begin slave memory[masteraddress] = AMBAS.WDATA[7:0]; slave memory[masteraddress+1] = AMBAS.WDATA[15:8]; end

INCREMENTAL:

```
unique case (AMBAS.WSTRB)
4'b0001:begin
           slave memory[masteraddress] = AMBAS.WDATA [7:0];
           masteraddress reg = masteraddress + 1;
       end
4'b0010:begin
           slave memory[masteraddress] = AMBAS.WDATA [15:8];
           masteraddress reg = masteraddress + 1;
       end
4'b0100:begin
           slave memory[masteraddress] = AMBAS.WDATA [23:16];
           masteraddress reg = masteraddress + 1;
       end
4'b1000:begin
           slave memory[masteraddress] = AMBAS.WDATA [31:24];
           masteraddress reg = masteraddress + 1;
       end
4'b0011:begin
           slave memory[masteraddress] = AMBAS.WDATA [7:0];
           slave memory[masteraddress+1] = AMBAS.WDATA [15:8];
           masteraddress reg = masteraddress + 2;
       end
```

WRAPPING


```
unique case (AMBAS.AWLEN)
4'b0001:begin
            unique case (AMBAS.AWSIZE)
            3'b000: begin
                         wrap boundary = 2 * 1;
                     end
            3'b001: begin
                         wrap boundary = 2 * 2;
                     end
            3'b010: begin
                         wrap boundary = 2 * 4;
                     end
             default: begin end
            endcase
        end
4'b0011:begin
            unique case (AMBAS.AWSIZE)
            3'b0000: begin
                         wrap boundary = 4 * 1;
                     end
            3'b001: begin
                         wrap boundary = 4 * 2;
                     end
            3'b010: begin
                         wrap_boundary = 4 * 4;
```

The master generates the start address.


The slave computes the wrap
boundary depending on the length of the
burst and size of each data transfer. Then
the address wraps around this wrap
boundary to a lower address.

MASTER AND SLAVE FSM'


WRITE RESPONSE MASTER




READ ADDRESS MASTER




WRITE DATA MASTER




WRITE ADDRESS MASTER



READ ADDRESS MASTER






VERIFICATION ENVIRONMENT

ASSERTIONS

MONITOR

DRIVER

VERIFICATION ENVIRONMENT



VERIFICATION BLOCK MODULES

Driver: This module generates addresses, data and all the testcases are defined.

Monitor: This module monitors the outputs.

Assertions: This module is implemented to verify the design.

SYSTEM VERILOG CONSTRUCTS USED

ASSERTIONS

RANDOMIZATION

CLASSES

ASSERTIONS

Concurrent assertions have been used in design to verify the design

```
// ******************************
// WID and AWID should match
property AXI_AWID_WID;
@(posedge clock)
    intf.WVALID |=> (intf.WID == intf.AWID);
endproperty
AXI_WVALID_WID_c: assert property (AXI_AWID_WID);
```

WRITE DATA CHANNEL ASSERTIONS

- Check when WVALID is asserted, WID and AWID matches.
- Check when WVALID is asserted and WREADY is not asserted WDATA, WSTRB,WLAST,WID should remain stable
- Check when WVALID is asserted and WREADY is not asserted WDATA, WSTRB,WLAST,WID should not have any X's or Z's
- ➤ Check when WVALID is asserted WREADY becomes high after 1 clock cycle

WRITE ADDRESS CHANNEL ASSERTIONS

- > Check size of data transfer must not exceed the width of data interface
- ➤ AWBURST cannot be 2'b11
- Check for write address master control signals, if they are stable after asserting AWVALID.
- > Check when AWVALID is asserted, AWVALID goes high and then goes low

WRITE RESPONSE CHANNEL ASSERTIONS

- Check if BID and AWID matches
- ➤ Check if after BVALID is asserted BREADY becomes high after 1 clock cycle
- ➤ Check if slave should initiate response, after WLAST is asserted


READ ADDRESS CHANNEL ASSERTIONS

- Check when WVALID is asserted and WREADY is not asserted WDATA, WSTRB,WLAST,WID should remain stable.
- ➤ After ARVALID is asserted ARREADY becomes high after 1 clock cycle

READ DATA CHANNEL ASSERTIONS

- Check if RID and ARID is same
- Check if CONTROL SIGNALS ARE STABLE
- ➤ Check after RVALID is asserted RREADY becomes 1 after 1 clock cycle

SCREENSHOT OF ALL ASSERTIONS PASSED



DRIVER

- Driver uses 'rand', 'constraint' for generating the different range of addresses.
- Driver also generates Tasks for the Burst transactions.

Driver - Stimulus

```
class DRVI;
                                           //Creating a class for generating random signals which are passed to the driver for performing different type of transactions.
       bit [3:0] rand awid;
                                           //Random write address id generating
rand
       bit [31:0] rand awaddr valid;
                                           //Random Valid Write Address generating with Constraint S1
rand
constraint S1{
                                           11
   rand_awaddr_valid > 32'h5ff;
                                           11
   rand awaddr valid <=32'hfff;
                                           11
rand bit [31:0] rand awaddr readonly;
                                           //Random Read-only address with Constraint S2
constraint S2{
   rand_awaddr_readonly > 32'h1ff;
   rand_awaddr_readonly <= 32'h5ff;
      bit [31:0] rand_awaddr_invalid;
                                           //Random InValid write address with Constraint S3
constraint 53{
    rand awaddr invalid <= 32'h1ff;
                                           //Random write data generating. 32bit used
       bit [31:0] rand wdata;
rand
rand
       bit [31:0] rand araddr valid;
                                           // Random Valid read address with Constraint S4
constraint 54{
   rand_araddr_valid > 32'h1ff;
   rand_araddr_valid <= 32'hfff;
      bit [31:0] rand araddr invalid;
                                           // Random InValid read address with Constraint S5
rand
constraint S5{
    rand araddr invalid <= 32'h1ff;
      bit [3:0] rand arid;
                                           //Random read address id generating
rand
endclass.
```

Inside Driver- Tasks

Reset all the signals.

```
task reset enable;
                                   //Reset task
                          1'b0;
    top.reset
   intf.AWREADY
   intf.AWVALID
                           10;
   intf.AWBURST
                       = '0;
                       10:
   intf.AWSIZE
   intf.AWLEN
                       10:
   intf.AWADDR
   intf.AWID
   intf.WREADY
   intf.WVALID
   intf.WLAST
   intf.WSTRB
   intf.WDATA
                       10;
   intf.WID
   intf.BID
   intf.BRESP
                       10;
   intf.BVALID
                       10:
   intf.BREADY
                       10:
                       = '0;
   intf.ARREADY
   intf.ARID
   intf.ARADDR
   intf.ARLEN
   intf.ARSIZE
   intf.ARBURST
                           10:
   intf.ARVALID
                           10;
   intf.RID
                       10:
   intf.RDATA
   intf.RRESP
   intf.RLAST
                       10;
   intf.RVALID
                       10:
   intf.RREADY
                       10;
   top.AWaddr =
                   10:
   top.AWid
   top.AWsize =
   top.AWlen
   top.WStrb
   top.AWburst =
   top.WData
   top.ARid
   top.ARaddr =
                   10;
   top.ARlen
    top.ARsize =
                   10;
   top.ARburst =
   #10;
                   = 1'b1;
   top.reset
endtask
```

ALTERNATE WRITE AND READ

```
task burst write read(input bit [3:0] rand awid, input bit [31:0] rand awaddr valid, input bit [31:0] rand awaddr invalid, input bit [31:0] rand awaddr readonly, input bit [31:0] rand wdata, input bit [31:0] rand
]for(b=2'b10;b<2'b11;b++) begin
              stimulus(rand awid, rand awaddr valid, rand awaddr invalid, rand awaddr readonly, rand wdata, rand araddr valid, rand araddr invalid, rand arid);
              top. AWid = rand awid;
              top.AWaddr = 32'hddd; //Valid write address;
              top.AWburst = top.AWburst + b;
              top.AWsize = 3'b010;
              top.AWlen = 4'b0011;
              top.WStrb = 4'b1111;
              for(i='0;i<=top.AWlen;i=i+4'b1)
                  begin
                  wait(intf.WVALID)
                  stimulus(rand awid,rand awaddr valid,rand awaddr invalid,rand awaddr readonly,rand wdata,rand araddr valid,rand araddr invalid,rand arid);
                  top.WData = rand_wdata;
                  wait(!intf.WVALID);
                  wait(intf.BREADY)
              repeat(2) @(posedge top.clock):
               stimulus(rand awid,rand awaddr valid,rand awaddr invalid,rand awaddr readonly,rand wdata,rand araddr valid,rand araddr invalid,rand arid);
               top.AWid = rand_awid;
               top.ARid = rand_arid;
               top.AWaddr = 32'hccc; //rand_awaddr_valid;
              top.ARaddr = 32'hddd; //rand araddr valid;
               top.AWburst = top.AWburst + b;
               top.ARburst = top.ARburst + b;
              top.AWsize = 3'b010;
              top.ARsize = 3'b010;
              top.AWlen = 4'b0011;
              top.ARlen = 4'b0011;
              top.WStrb = 4'b1111;
              for(i='0;i<=top.AWlen;i=i+4'b1) begin
              wait(intf.WVALID)
              stimulus(rand awid,rand awaddr valid,rand awaddr invalid,rand awaddr readonly,rand wdata,rand araddr valid,rand araddr invalid,rand arid);
              top.WData = rand wdata;
              wait(!intf.WVALID);
              wait(intf.BREADY)
              repeat(2) @(posedge top.clock);
```

VALID READ OPERATION

endtask

```
task burst_read(input bit [3:0] rand_awid, input bit [31:0] rand_awaddr_valid, input bit [31:0] rand_a
for(x='0;x<2'b11;x++) begin
         for(y='0;y<=3'b010;y++) begin
                   if(x!=2'b10) begin
                   for(z='0;z<=4'b1111;z++) begin
                   stimulus(rand awid,rand awaddr valid,rand awaddr invalid,rand awaddr readonly,rand wdata,rand araddr valid,rand araddr invalid,rand arid);
                            top.ARid = 4'b1;//id
                           top.ARaddr = 32'ha11;// Valid Write address
                            top.ARburst = top.ARburst + x;
                            top.ARsize = top.ARsize + y;
                           top.ARlen = top.ARlen + z;
                            wait (intf.RLAST)
                            repeat(3) @(posedge top.clock);
                    end
                    end
                   else
                   begin
                   for(p=4'b1;p<=4'b0100;p++)
                            begin
                           l=((2**(p))-1);
                            stimulus(rand_awid,rand_awaddr_valid,rand_awaddr_invalid,rand_awaddr_readonly,rand_wdata,rand_araddr_valid,rand_araddr_invalid,rand_arid);
                            top.ARid = 4'b1;//id
                            top.ARaddr = 32'ha11;// Valid Read address
                            top.ARburst = top.ARburst + x;
                            top.ARsize = top.ARsize + y;
                            top.ARlen = top.ARlen + 1;
                            wait (intf.RLAST)
                            repeat(3) @(posedge top.clock);
                   end
         end
end
```

Write to Read Only Location

```
task burst_write_readonly(input bit [3:0] rand_awid, input bit [31:0] rand_awaddr_valid, input bit [31:0] rand_awaddr_invalid, input bit [31:0] rand_awaddr_readonly, input bit [31:0] rand_wdata, input bit [31:0] r
for(n=0;n<10;n++) begin
   for(b=2'b00;b<2'b11;b++) begin
          stimulus(rand awid,rand awaddr valid,rand awaddr invalid,rand awaddr readonly,rand wdata,rand araddr valid,rand araddr invalid,rand arid);
             top.AWid
                          = rand_awid;
             top.AWaddr = rand_awaddr_readonly;
             top.AWburst = top.AWburst + b;
             top. AWsize = 3'b010;
             top.AWlen = 4'b0011;
             top.WStrb = 4'b1111;
             for(i='0:i<=top.AWlen:i=i+4'b1)
             begin
             stimulus(rand awid,rand awaddr valid,rand awaddr invalid,rand awaddr readonly,rand wdata,rand araddr valid,rand araddr invalid,rand arid);
             top.wData = rand wdata;
             wait(intf.BREADY)
             repeat(2) @(posedge top.clock);
endtask
```

Write to invalid address

```
task burst_write_invalid(input bit [3:0] rand_awid, input bit [31:0] rand_awaddr_valid, input bit [31:0] rand_awaddr_invalid, input bit [31:0] rand_awaddr_readonly, input bit [31:0] rand_awaddr_valid, input bit
for(n=0;n<10;n++) begin
            for(b=2'b00;b<2'b11;b++) begin
                                  stimulus(rand awid, rand awaddr valid, rand awaddr invalid, rand awaddr readonly, rand wdata, rand araddr valid, rand araddr invalid, rand arid);
                                             top.AWid
                                                                                        = rand awid:
                                             top. AWaddr = rand awaddr invalid;
                                            top.AWburst = top.AWburst + b;
                                             top.AWsize = 3'b010;
                                             top.AWlen = 4'b0011;
                                             top.WStrb = 4'b1111:
                                            for(i='0;i<=top.AWlen;i=i+4'b1)
                                              begin
                                             stimulus(rand awid,rand awaddr valid,rand awaddr invalid,rand araddr readonly,rand wdata,rand araddr valid,rand araddr invalid,rand arid);
                                            top.WData = rand_wdata;
                                             wait(intf.BREADY)
                                            repeat(2) @(posedge top.clock);
endtask
```

Reading from Invalid address

```
| Task burst_read_invalid(input bit [3:0] rand_awid, input bit [31:0] rand_awaddr_valid, input bit [31:0] rand_awaddr_invalid, input bit [31:0] rand_awaddr_readonly, inp
```

MONITOR


Displays the output Write, Read Data of DUT

EMULATION


STANDALONE MODE:

- > We have implemented our design in standalone mode.
- Design is synthesized without tasks.
- > Implemented test patterns, loaded into emulator via run.do file.


EMULATION



EMULATION RESULT



EMULATION RESULT



CHALLENGES FACED

- ➤ 2D arrays:Not displayed in timing setup
- > include for interface: Gave duplicate definition warning
- ➤ Multi driven port
- ➤ Dead logic:setting up signals in top modules

REFERENCES

- 1.ARM, AMBA Specifications (Rev2.0). [Online]. Available at http://www.arm.com.
- 2. http://www.ijeijournal.com/papers/v1i3/D0131926.pdf
- 3. ECE571 LECTURE SLIDES

THANK YOU!!!!!