ALTERA CYCLONE III EP3C16 Development & Education BOARD

SCHEMATIC	CONTENT	PAGE
TOP	COVER PAGE, TOP	01 ~ 03
MEMORY	SDRAM,FLASH	04 ~ 05
DISPLAY	VGA, LED, 7SEGMENT	06 ~ 07
IN/OUT	CLOCK, PS2, RS232, BUTTON, SWITCH, CONNECTOR, SD CARD	08 ~ 12
FPGA	Cyclone II EP3C16 BANK1BANK8 , POWER , CONFIG	13 ~ 17
POWER	POWER 1.2V,2.5V, 3.3V, 5V	18 ~ 18
USB BLASTER	USB BLASTER	19 ~ 19

Copyright (c) 2027 by Teresic Technologies Inc. Taleans. All part of this assessed. Manual Internation Room. Mo part of the acherosis's design may be reproduced, displicated, or used without the prior written permission of Teresic.									
Title	ALTERA DE0								
Size B	Document Number COVER PAGE					Rev 0A			
Doto:	Monday Sentember 27, 2010	Shoot	- 1	of	10				



































