

CONTROL													
INSTRUCTION	OPCODE (op)	REG_DEST	BEQ	MEM_READ	MEM_TO_REG	ALU_OP_2	ALU_OP_1	ALU_OP_0	MEM_WRITE	ALU_SRC	REG_WRITE	BNE	
R_TYPE	0000	1	0	0	0	0	0	0	0	0	1	0	
ADDI	0001	0	0	0	0	0	0	1	0	1	1	0	
ANDI	0010	0	0	0	0	1	1	0	0	1	1	0	
ORI	0011	0	0	0	0	0	1	1	0	1	1	0	
NORI	0100	0	0	0	0	1	0	0	0	1	1	0	
BEQ	0101	0	1	0	0	0	1	0	0	0	0	0	
BNE	0110	0	0	0	0	0	1	0	0	0	0	1	
SLTI	0111	0	0	0	0	1	1	1	0	1	1	0	
LW	1000	0	0	1	1	0	0	1	0	1	1	0	
SW	1001	0	0	0	0	0	0	1	1	1	0	0	

LOGICAL EXPRESSIONS FOR CONTROL:	
REG_DEST	$(op3 + op2 + op1 + op0)'$
BEQ	$(op2 \cdot op1' \cdot op0)$
BNE	$(op2 \cdot op1 \cdot op0')$
MEM_READ	$op3 \cdot op2' \cdot op1' \cdot op0'$
MEM_TO_REG	$op3 \cdot op2' \cdot op1' \cdot op0'$
ALU_OP_2	$(op3' \cdot op2' \cdot op1 \cdot op0') + (op3' \cdot op2 \cdot op1' \cdot op0') + (op3' \cdot op2 \cdot op1 \cdot op0)$
ALU_OP_1	$(op3' \cdot op2' \cdot op1 \cdot op0') + (op3' \cdot op2' \cdot op1 \cdot op0) + (op3' \cdot op2 \cdot op1' \cdot op0') + (op3' \cdot op2 \cdot op1 \cdot op0) + (op3' \cdot op2 \cdot op1 \cdot op0)$
ALU_OP_0	$(op3' \cdot op2' \cdot op1' \cdot op0) + (op3' \cdot op2' \cdot op1 \cdot op0) + (op3' \cdot op2 \cdot op1 \cdot op0) + (op3 \cdot op2' \cdot op1' \cdot op0') + (op3 \cdot op2' \cdot op1' \cdot op0)$
MEM_WRITE	$op3 \cdot op2' \cdot op1' \cdot op0$
ALU_SRC	$((op3 + op2 + op1 + op0)' + (op2 \cdot op1' \cdot op0) + (op2 \cdot op1 \cdot op0'))'$
REG_WRITE	$((op3' \cdot op2 \cdot op1' \cdot op0) + (op3' \cdot op2 \cdot op1 \cdot op0') + (op3 \cdot op2' \cdot op1' \cdot op0))'$

ALU CONTROL					
INSTRUCTION	OPCODE	FUNC(f)	ALUOP(a)	ACTION	ALU_CONTROL
AND	0000	000	000	AND	110
ADD	0000	001	000	ADD	000
SUB	0000	010	000	SUB	010
XOR	0000	011	000	XOR	001
NOR	0000	100	000	NOR	101
OR	0000	101	000	OR	111
ADDI	0001	XXX	001	ADD	000
ANDI	0010	XXX	110	AND	110
ORI	0011	XXX	011	OR	111
NORI	0100	XXX	100	NOR	101
BEQ	0101	XXX	010	SUB	010
BNE	0110	XXX	010	SUB	010
SLTI	0111	XXX	111	SLT	100
LW	1000	XXX	001	ADD	000
SW	1001	XXX	001	ADD	000

LOGICAL EXPRESSIONS FOR ALU CONTROL:	
ALU_CTRL_2	$((a2' \cdot a1' \cdot a0') ((f2' \cdot f1' \cdot f0') + (f2 \cdot f1' \cdot f0') + (f2 \cdot f1' \cdot f0))) + (a2 \cdot a1 \cdot a0') + (a2' \cdot a1 \cdot a0) + (a2 \cdot a1' \cdot a0') + (a2 \cdot a1 \cdot a0)$
ALU_CTRL_1	$((a2' \cdot a1' \cdot a0') ((f2' \cdot f1' \cdot f0') + (f2' \cdot f1 \cdot f0') + (f2 \cdot f1' \cdot f0))) + (a2 \cdot a1 \cdot a0') + (a2' \cdot a1 \cdot a0) + (a2' \cdot a1 \cdot a0')$
ALU_CTRL_0	$((a2' \cdot a1' \cdot a0') ((f2' \cdot f1 \cdot f0') + (f2 \cdot f1' \cdot f0') + (f2 \cdot f1' \cdot f0))) + (a2' \cdot a1 \cdot a0) + (a2 \cdot a1' \cdot a0')$

More detail about **Control** and **ALU Control** could be found in **minimips_design.ods** file.

General Structure

MiniMips processor is designed according to the single path datapath that is given in the book. All desing is identical except hw requirements.

Test Cases

Pc is updated at posedge and pc clock is updated at every 100 ps, there is another clock for datapath component and it is updated every 50 ps. While testing project it would be sufficient to adjust multisim clock step, if step by step test is desired.

In miniMips_testbench.v file all functionalities could be tested. There are at least 2 example of each instruction type in instruction memory. Some of testbench results are shown in below.

```
VSIM 26> run
# time= 0
# pc_new=00000000000000000000000000000000
# opcode=0101 rs=011 rt=011 rd=000 func=010
# reg_dest=0 branch_eq=1 branch_not_eq=0 mem_read=0 mem_to_reg=0 mem_write=0 alu_src=0 reg_write=0 write_reg=011 write_data=00000000000000000000000000000000
# read_data_1=11111111111111111111111111111111 read_data_2=11111111111111111111111111111111 extended_imm=00000000000000000000000000000000
# mem_read_data=XXXXXXXXXXXXXXXXXXXXXXXXXXXX alu_control=010 alu_res=00000000000000000000000000000000
#
run
# time= 100
# pc_new=00000000000000000000000000000001
# opcode=0110 rs=000 rt=001 rd=000 func=010
# reg_dest=0 branch_eq=0 branch_not_eq=1 mem_read=0 mem_to_reg=0 mem_write=0 alu_src=0 reg_write=0 write_reg=001 write_data=00000000000000000000000000000001
# read_data_1=00000000000000000000000000000000 read_data_2=11111111111111111111111111111111 extended_imm=00000000000000000000000000000010
# mem_read_data=XXXXXXXXXXXXXXXXXXXXXXXXXXXX alu_control=010 alu_res=00000000000000000000000000000001
#
run
# time= 200
# pc_new=00000000000000000000000000000011
# opcode=0110 rs=000 rt=001 rd=000 func=010
# reg_dest=0 branch_eq=0 branch_not_eq=1 mem_read=0 mem_to_reg=0 mem_write=0 alu_src=0 reg_write=0 write_reg=001 write_data=00000000000000000000000000000001
# read_data_1=00000000000000000000000000000000 read_data_2=11111111111111111111111111111111 extended_imm=00000000000000000000000000000010
# mem_read_data=XXXXXXXXXXXXXXXXXXXXXXXXXXXX alu_control=010 alu_res=00000000000000000000000000000001
#
run
# time= 300
# pc_new=00000000000000000000000000000011
# opcode=0101 rs=000 rt=011 rd=000 func=010
# reg_dest=0 branch_eq=1 branch_not_eq=0 mem_read=0 mem_to_reg=0 mem_write=0 alu_src=0 reg_write=0 write_reg=011 write_data=00000000000000000000000000000111
# read_data_1=00000000000000000000000000000000 read_data_2=11111111111111111111111111111111 extended_imm=00000000000000000000000000000010
# mem_read_data=XXXXXXXXXXXXXXXXXXXXXXXXXXXX alu_control=010 alu_res=00000000000000000000000000000111
#
run
# time= 400
# pc_new=00000000000000000000000000000011
# opcode=0101 rs=000 rt=011 rd=000 func=010
# reg_dest=0 branch_eq=1 branch_not_eq=0 mem_read=0 mem_to_reg=0 mem_write=0 alu_src=0 reg_write=0 write_reg=011 write_data=00000000000000000000000000000111
# read_data_1=00000000000000000000000000000000 read_data_2=11111111111111111111111111111111 extended_imm=00000000000000000000000000000010
# mem_read_data=XXXXXXXXXXXXXXXXXXXXXXXXXXXX alu_control=010 alu_res=00000000000000000000000000000111
#
VSIM 27> run
# time= 500
# pc_new=00000000000000000000000000000011
# opcode=0110 rs=000 rt=000 rd=000 func=010
# reg_dest=0 branch_eq=0 branch_not_eq=1 mem_read=0 mem_to_reg=0 mem_write=0 alu_src=0 reg_write=0 write_reg=000 write_data=00000000000000000000000000000000
# read_data_1=00000000000000000000000000000000 read_data_2=00000000000000000000000000000000 extended_imm=00000000000000000000000000000010
# mem_read_data=XXXXXXXXXXXXXXXXXXXXXXXXXXXX alu_control=010 alu_res=00000000000000000000000000000000
```

```
..
run
# time= 800
# pc_new=000000000000000000000000000001000
# opcode=0001 rs=010 rt=001 rd=001 func=001
# reg_dest=0 branch_eq=0 branch_not_eq=0 mem_read=0 mem_to_reg=0 mem_write=0 alu_src=1 reg_write=1 write_reg=001 write_data=00000000000000000000000000000111
# read_data_1=11111111111111111111111111111110 read_data_2=0000000000000000000000000000011 extended_imm=00000000000000000000000000000101
# mem_read_data=XXXXXXXXXXXXXXXXXXXXXXXXXXXX alu_control=000 alu_res=00000000000000000000000000000111
#
VSIM 27> run
# time= 900
# pc_new=000000000000000000000000000001001
# opcode=0001 rs=010 rt=100 rd=110 func=010
# reg_dest=0 branch_eq=0 branch_not_eq=0 mem_read=0 mem_to_reg=0 mem_write=0 alu_src=1 reg_write=1 write_reg=100 write_data=1111111111111111111111111111100000
# read_data_1=11111111111111111111111111111110 read_data_2=00000000000000000000000000000000 extended_imm=111111111111111111111111111111010
# mem_read_data=XXXXXXXXXXXXXXXXXXXXXXXXXXXX alu_control=000 alu_res=1111111111111111111111111111100000
#
```

addi testbench


```
0100_111_011_000_111 // nori $7 $3 7
0111_011_111_000_001 // slti $3 $7 1
0111_000_011_111_111 // slti $0 $3 -1
1000_111_001_000_011 // lw $7 $1 3
1000_000_011_000_111 // lw $0 $3 7
1001_100_101_000_010 // sw $4 $5 2
1001_010_011_000_110 // sw $2 $3 6
0000_001_010_100_001 // add $2 $4 $1
0000_001_010_011_001 // add $1 $2 $3
0000_010_100_001_000 // and $2 $4 $1
0000_011_110_001_000 // and $3 $6 $1
0000_101_001_010_010 // sub $5 $1 $2
0000_111_001_100_010 // sub $6 $1 $4
0000_111_110_100_011 // xor $7 $6 $4
0000_110_010_101_011 // xor $6 $2 $5
0000_100_001_010_100 // nor $4 $1 $2
0000_011_100_111_100 // nor $3 $4 $7
0000_111_011_110_101 // or $7 $3 $6
0000_110_111_001_101 // or $1 $6 $7
```