		150		_		_	5.50			100	_	227	
CONTROL													
INSTRUCTION	OPCODE (op)		REG_DEST	BEQ	MEM_READ	MEM_TO_REG	ALU_OP_2	ALU_OP_1	ALU_OP_0	MEM_WRITE	ALU_SRC	REG_WRITE	BNE
R_TYPE	0000		1	0	0	0	0	0	0	0	0	1	0
ADDI	0001		0	0	0	0	0	0	1	0	1	1	0
ANDI	0010		0	0	0	0	1	1	0	0	1	1	0
ORI	0011		0	0	0	0	0	1	1	0	1	1	0
NORI	0100		0	0	0	0	1	0	0	0	1	1	0
BEQ	0101		0	1	0	0	0	1	0	0	0	0	0
BNE	0110		0	0	0	0	0	1	0	0	0	0	1
SLTI	0111		0	0	0	0	1	1	1	0	1	1	0
LW	1000		0	0	1	1	0	0	1	0	1	1	0
SW	1001		0	0	0	0	0	0	1	1	1	0	0

}								
ļ.	LOGICAL EXPR	ESSIONS FOR CONTROL:						
5	REG_DEST	(op3+op2+op1+op0)'						
,	BEO	(op2 op1' op0)						
	BNE	(op2 op1 op0')						
3	MEM_READ	op3 op2' op1' op0'						
)	MEM_TO_REG	op3 op2' op1' op0'						
)	ALU_OP_2	(op3' op2' op1 op0')+(op3' op2 op1' op0')+(op3' op2 op1 op0)						
	ALU_OP_1	(op3' op2' op1 op0')+(op3' op2' op1 op0)+(op3' op2 op1' op0)+(op3' op2 op1 op0')+(op3' op2 op1 op0)						
)	ALU_OP_0	(op3' op2' op1' op0)+(op3' op2' op1 op0)+(op3' op2 op1 op0)+(op3 op2' op1' op0')+(op3 op2' op1' op0)						
3	MEM_WRITE	op3 op2' op1' op0						
ŀ	ALU_SRC	((op3+op2+op1+op0)'+(op2 op1' op0)+(op2 op1 op0'))'						
;	REG_WRITE	((op3' op2 op1' op0)+(op3' op2 op1 op0')+(op3 op2' op1' op0))'						
,								

				-			
ALU CONTROL							
INSTRUCTION	OPCODE	FUNC(f)	ALUOP(a)	ACTION	ALU_CONTROL		
AND	0000	000	000	AND	110		
ADD	0000	001	000	ADD	000		
SUB	0000	010	000	SUB	010		
XOR	0000	011	000	XOR	001		
NOR	0000	100	000	NOR	101		
OR	0000	101	000	OR	111		
ADDI	0001	XXX	001	ADD	000		
ANDI	0010	XXX	110	AND	110		
ORI	0011	XXX	011	OR	111		
NORI	0100	XXX	100	NOR	101		
BEQ	0101	XXX	010	SUB	010		
BNE	0110	XXX	010	SUB	010		
SLII	0111	XXX	111	SLT	100		
<u>rw</u>	1000	XXX	001	ADD	000		
SW	1001	XXX	001	ADD	000		

LOGICAL EXPR	ESSIONS FOR ALU CONTROL:
ALU CTRL 2	((a2' a1' a0') ((f2' f1' f0') + (f2 f1' f0') + (f2 f1' f0))) + (a2 a1 a0') + (a2' a1 a0)+ (a2 a1' a0') + (a2 a1 a0)
ALU CTRL 1	((a2' a1' a0') ((f2' f1' f0') + (f2' f1 f0') + (f2 f1' f0))) + (a2 a1 a0') + (a2' a1 a0) + (a2' a1 a0')
ALU CTRL 0	((a2' a1' a0') ((f2' f1 f0) + (f2 f1' f0') + (f2 f1' f0))) + (a2' a1 a0) + (a2 a1' a0')

More detail about **Control** and **ALU Control** could be found in **minimips_design.ods** file.

General Structure

MiniMips processor is designed according to the single path datapath that is given in the book. All desing is identical except hw requirements.

Test Cases

Pc is updated at posedge and pc clock is updated at every 100 ps, there is another clock for datapath component and it is updated every 50 ps. While testing project it would be sufficient to adjuct multisim clock step, if step by step test is desired.

In miniMips_testbench.v file all functionalities could be tested. There are at least 2 example of each instruction type in instruction memory. Some of testbench results are shown in below.





```
ANDI
 SIM 27> run
run

# time= 1600

# pc_new=000

# opcode=001

# reg_dest=0

# read_data_

# mem_read_d
                                             ORI
    time= 1700
    NORI
 # VSIM 27> run
# time= 240
# pc new=0
# opcode=0
                                 SLTI
   | Comparison | Com
   VSIM 27>
 VSIM 27> run
4 time= 3600
   ADD
```

Instruction memory instructions

```
0101_011_011_000_010
                        // beg $3 $3 2
0000_000_000_000_000
                        // nop
0000 000 000 000 000
                        // nop
0110_000_001_000_010
                        // bne $0 $1 2
0000 000 000 000 000
                        // nop
0000_000_000_000_000
                        // nop
0101_000_011_000_010
                        // beq $0 $3 2
0110_000_000_000_010
                        // bne $0 $0 2
0001_010_001_001_001
                               // addi $2 $1 9
0001_101_100_110_010
                               // addi $5 $4 (-14)
0010_011_110_010_101
                               // andi $3 $6 1
                               // andi $3 $7 20
0010_011_111_010_100
0011_011_100_000_110
                        // ori $3 $4 6
0011_100_011_001_110
                        // ori $4 $3 14
0100 100 001 000 101 // nori $4 $1 5
```

```
0100_111_011_000_111
                         // nori $7 $3 7
0111 011 111 000 001
                         // slti $3 $7 1
0111\_000\_011\_111\_111
                         // slti $0 $3 -1
1000_111_001_000_011
                         // lw $7 $1 3
1000_000_011_000_111
                         // lw $0 $3 7
1001_100_101_000_010
                         // sw $4 $5 2
1001 010 011 000 110
                         // sw $2 $3 6
0000 001 010 100 001
                                 // add $2 $4 $1
0000\_001\_010\_011\_001
                                 // add $1 $2 $3
0000\_010\_100\_001\_000
                                 // and $2 $4 $1
0000\_011\_110\_001\_000
                                 // and $3 $6 $1
0000 101 001 010 010
                                 // sub $5 $1 $2
0000\_111\_001\_100\_010
                                 // sub $6 $1 $4
0000\_111\_110\_100\_011
                                 // xor $7 $6 $4
0000_110_010_101_011
                                 // xor $6 $2 $5
0000 100 001 010 100
                                 // nor $4 $1 $2
0000\_011\_100\_111\_100
                                 // nor $3 $4 $7
0000\_111\_011\_110\_101
                                 // or $7 $3 $6
                                 // or $1 $6 $7
0000_110_111_001_101
```