






• Design a	logic cire	cuit wit	h three	ogic: Ex input varia ts are at lo	ables producing
		Inputs		Output	
	Α	В	С	Х	
	0	0	0	1	
	0	0	1	1	
	0	1	0	1	
	0	1	1	0	
	1	0	0	1	
	1	0	1	0	
	1	1	0	0	
	1	1	1	0	





















- One bit comparison
 - A<B
 - A=B
 - A>B


Inputs		Outputs			
Α	В	A <b< td=""><td>A=B</td><td>A>B</td></b<>	A=B	A>B	
0	0	0	1	0	
0	1	1	0	0	
1	0	0	0	1	
1	1	0	1	0	































n-Bit Digital Comparator

- The Digital Comparator is another very useful combinational logic circuit used to compare the value of two binary digits.
- 1-Bit Comparator: compares 1 bit binary data (A₀ vs B₀)
- 2-Bit Comparator: compares 2 bit binary data (A₁A₀ vs B₁B₀)
- 3-Bit Comparator: compares 3 bit binary data $(A_2A_1A_0 \text{ vs } B_2B_1B_0)$
- 4-Bit Comparator: compares 4 bit binary data $(A_3A_2A_1A_0$ vs $B_3B_2B_1B_0)$




4-Bit Digital Comparator

- As well as comparing individual bits, we can design larger bit comparators by cascading together n of these and produce a nbit comparator just as we did for the n-bit adder in the previous tutorial. Multi-bit comparators can be constructed to compare whole binary or BCD words to produce an output if one word is larger, equal to or less than the other.
- A very good example of this is the 4-bit Magnitude Comparator. Here, two 4-bit words ("nibbles") are compared to each other to produce the relevant output with one word connected to inputs A and the other to be compared against connected to input B as shown below.



Word Comparator Some commercially available digital comparators such as the LSB inputs Action LSB inp

available digital comparators such as the TTL <u>74LS85</u> 4063 4-bit **CMOS** or 4-bit magnitude comparator have additional input terminals that allow more individual comparators to be "cascaded" together to compare words larger than 4-bits magnitude comparators of "n"-bits being being produced. These cascading inputs connected directly to the corresponding outputs of the previous comparator as shown to compare 8, 16 or even 32-bit words.



Combinational Logic: Adder Circuit

- As the name suggests half-adder is an arithmetic circuit block by using this circuit block we can be used to add two bits.
- As we know it can add two bit number so it has two inputs terminals and as well as two outputs terminals, with one producing the SUM output and the other producing the CARRY.
- Addition in Binary System: Addition in Binary System:

0+0=0 0+0=0 0+1=1 1+0=1 1+1=0 with a carry 1

Combinational Logic: Adder Circuit

Addition in Binary System:

• 0 + 0 = 0

• 0 + 1 = 1


• 1 + 0 = 1


• 1 + 1 = 0 with a carry 1


Α	В	Sum	
0	0	0	
0	1	1	
1	0 1		
1	1	0	
Summing Logic			


Α	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


	Α	В	Carry		
Ī	0	0	0		
	0	1	0		
	1	1 0 0			
	1	1	1		
Ī	Carry generation logic				











Adder Circuit: Full Adder

- The main difference between the Full Adder and the previous Half Adder is that a full adder has three inputs.
- The same two single bit data inputs A and B as before plus an additional *Carry-in* (C-in) input to receive the carry from a previous stage as shown below.


Adder Logic Diagram Half Adder A B SUM (A B B) B CIN (A B B) CARRY A B CARRY Full Adder Full Adder


https://www.electronics-tutorials.ws/combination/comb_7.htm


Transistor-Resistance Logic: NOR Gate

 The main difference between the Full Adder and the previous Half Adder is that a full adder has three inputs. The same two single bit data inputs A and B as before plus an additional Carry-in (C-in) input to receive the carry from a previous stage as shown below.

Full Adder Logic Diagram









4-Bit Full Adder

- We have seen above that single 1-bit binary adders can be constructed from basic logic gates. But what if we wanted to add together two nbit numbers, then n number of 1-bit full adders need to be connected or "cascaded" together to produce what is known as a Ripple Carry Adder.
- A "ripple carry adder" is simply "n", 1-bit full adders cascaded together
 with each full adder representing a single weighted column in a long
 binary addition. It is called a ripple carry adder because the carry
 signals produce a "ripple" effect through the binary adder from right
 to left, (LSB to MSB).



4-Bit Full Adder

 4-bit full adder circuits with carry look ahead features are available as standard IC packages in the form of the TTL 4-bit binary adder 74LS83 or the 74LS283 and the CMOS 4008 which can add together two 4-bit binary numbers and generate a SUM and a CARRY output as shown.



Parity Generator

- · Parity: the fact of being even or odd.
- Parity bit is an extra bit associated with any binary information to detect the error in the information.
- To detect the error the parity bit is added to the binary bits such that the total number of 1s are even or odd depending on the parity used.
- Parity Generator
 - Parity Generator is a digital circuit which generates the parity bit.
- Parity Generator Classification
 - Even Parity Generator (EPV).
 - Makes the total number of 1s in the data even (including parity bit)
 - That means, EPV generates 1 when total number of 1s is found odd in the binary data (ABCD or else)
 - Odd Parity Generator.
 - Makes the total number of 1s in the data even (including parity bit)
 - That means, OPV generates 1 when total number of 1s is found even in the binary data (ABCD or else)

Even Parity Generator

- Even Parity Generator It is a combinational logic circuit which generates the parity bit such that the number of 1s in the message become even.
- It checks the number of 1s in the message and generates a bit either 0 or 1 to make the total number of 1s in the data even (including parity bit).
- Let us consider a 4-bit binary data with a even Parity generator as shown in the truth table.

Α	В	С	D	P
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Example of a Combinatorial Circuit:

A Multiplexer (MUX)

Consider an integer 'm', which is constrained by the following relation:

 $m = 2^n$

where m and n are both integers.

- A m-to-1 Multiplexer has
 - \blacksquare m Inputs: $~I_0,~I_1,~I_2,~.....~I_{(m\text{-}1)}$
 - one Output: Y
 - n Control inputs: S_0 , S_1 , S_2 , $S_{(n-1)}$
 - One (or more) Enable input(s)

such that Y may be equal to one of the inputs, depending upon the control inputs.

43

A switch is a electrical/electronic component which make or break a circuit.

A switch is a electrical/electronic component which make or break a circuit.

