Chapter 3: Memory Management

3.1. Main Memory



GV: Nguyễn Thị Thanh Vân

Operating System Concepts - 10h Edition

Silberschatz, Galvin and Gagne ©2018



Outline

- Background
- Contiguous Memory Allocation
 - · Fixed partition allocation
 - · Variable Partition Allocation
- Non-contiguous Memory Allocation
 - Paging
 - Segmentation
 - · Segmentation with paging
- Structure of the Page Table. Techniques:
 - · Hierarchical Paging
 - Hashed Page Tables
 - Inverted Page Tables
- Swapping
- Example: The Intel 32 and 64-bit Architectures



Operating System Concepts – 10th Edition

9.




- To provide a detailed description of various ways of organizing memory hardware
- To discuss various memory-management techniques,
- To provide a detailed description of the Intel Pentium, which supports both pure segmentation and segmentation with paging



Operating System Concepts - 10th Edition

9.3





OS with memory management

- OS chế độ đa nhiệm nhằm nâng cao hiệu suất sử dụng CPU.
 - nảy sinh nhu cầu chia sẻ bộ nhớ giữa các tiến trình khác nhau .
 - Vấn đề nằm ở chỗ : « bộ nhớ thì hữu hạn và các yêu cầu bộ nhớ thì vô hạn ».
- OS chịu trách nhiệm cấp phát vùng nhớ cho các tiến trình có yêu cầu. Để thực hiện tốt nhiệm vụ này, OS cần phải xem xét nhiều khía cạnh:
 - Sự tương ứng giữa địa chỉ logic và địa chỉ vật lý (physic) :làm cách nào để
 chuyển đổi một địa chỉ tượng trưng (symbolic) trong chương trình thành một
 địa chỉ thực trong bộ nhớ chính?
 - Quản lý bộ nhớ vật lý: làm cách nào để mở rộng bộ nhớ có sẵn nhằm lưu trữ được nhiều tiến trình đồng thời?
 - Chia sẻ thông tin: làm thế nào để cho phép hai tiến trình có thể chia sẻ thông tin trong bô nhớ?
 - Bảo vệ: làm thế nào để ngăn chặn các tiến trình xâm phạm đến vùng nhớ được cấp phát cho tiến trình khác?
- Các giải pháp quản lý bộ nhớ phụ thuộc rất nhiều vào đặc tính phần cứng và trải qua nhiều giai đoạn cải tiến để trở thành những giáp pháp khá ổn như hiện nay.

Operating System Concepts - 10th Edition


9.5

Silberschatz, Galvin and Gagne ©2018



Background

- Program is permanently kept on backing store (disks)
- When run: it must be brought from disk into memory and placed within a process
- CPU can access directly to main memory and registers
- Memory unit only sees a stream of:
 - · addresses + read requests, or
 - address + data and write requests



- Register access is done in one CPU clock (or less)
- Main memory access can take many cycles, causing a stall, since it does not have the data required to complete the instruction that it is executing
 - Solution: add fast memory between the CPU and main memory, typically on the CPU chip for fast access
- Cache sits between main memory and CPU registers
- Protection of memory is required to ensure correct operation




Operating System Concepts - 10th Edition

9.6



Memory Protection


- Need to ensure that a process can access only access those addresses in it address space
- We can provide this protection by using a pair of base and limit registers define the logical address space of a process



4

Hardware Address Protection

- CPU must check every memory access generated in user mode to be sure it is between base and limit for that user
- Hardware address protection with base and limit registers:



- The OS load the base and limit registers
 - · uses a special privileged instruction, executes only in kernelmode,
- OS can change the value of the registers but prevents user programs from changing the registers' contents

Operating System Concepts – 10th Edition

9.9



Address Binding

- Programs on disk, ready to be brought into memory to execute, are placed in an input queue
 - Without support, must be loaded into address 0000
- Inconvenient to have first user process physical address always at 0000
 - · How can it not be?


user program actually places a process in physical memory.

- Addresses represented in different ways at different stages of a program's life
 - · Source code addresses are usually symbolic
 - Compiled code addresses bind to relocatable addresses
 - i.e., "14 bytes from beginning of this module"
 - Linker or loader will bind relocatable addresses to absolute addresses
 - i.e., 74014
 - Each binding maps one address space to another



Operating System Concepts - 10th Edition


9.10





Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
- Logical address (bit) generated by the CPU; or virtual address
 - Logical address space (byte): set of all logical addresses generated by a prog
- Physical address (bit) address seen by the memory unit (actually available)
 - Physical address space set of all physical addresses generated by a program
- Logical and physical addresses are:
 - the same in compile-time and load-time address-binding schemes
 - differ in execution-time address-binding scheme
- Hardware device that at run time maps virtual to physical address => called memory-management unit (MMU).





Operating System Concepts - 10th Edition

Compare LA & PA


Paramenter	Logical Address	Physical Address			
Basic	generated by CPU	location in a memory unit			
Address Space	Logical Address Space is set of all logical addresses generated by CPU in reference to a program.	Physical Address is set of all physical addresses mapped to the corresponding logical addresses.			
Visibility	User can view the logical address of a program.	User can never view physical address of program.			
Generation	generated by the CPU	Computed by MMU			
Access	The user can use the logical address to access the physical address.	The user can indirectly access physical address but not directly.			
Editable	Logical address can be change.	Physical address will not change.			
Also called	virtual address.	real address.			

5.13



Relocation Register

- A simple MMU scheme is a generalization of the base-register scheme.
- The base register now called relocation register
- The <u>value in the relocation register</u> is added to every address generated by a user process at the time it is sent to memory
- The user program deals with logical addresses; it never sees the real physical addresses
 - Execution-time binding occurs when reference is made to location in memory
 - Logical address bound to physical addresses
- Ex: Dynamic relocation using a relocation register



1

Operating System Concepts – 10th Edition

Silberschatz, Galvin an


Execution of a program Object Linker Load to Main Memory Other Object Modules System Library

- Linking and Loading are the utility programs that play a important role in the execution of a program.
 - Linking intakes the object codes generated by the assembler and combines them to generate the executable module.
 - Loading loads this executable module to the main memory for execution.



Operating System Concepts - 10th Edition

9.15





Dynamic Linking

- Static linking system libraries and program code combined by the loader into the binary program image.
- Dynamic linking system libraries that are linked to user programs when the programs are run, is postponed until execution time
- Small piece of code, called stub, is used to locate the appropriate memoryresident library routine
- Stub replaces itself with the address of the routine, and executes the routine
- Operating system checks if routine is in processes' memory address
 - If not in address space, add to address space
- Dynamic linking is particularly useful for libraries -
- System also known as shared libraries



Operating System Concepts – 10th Edition

9.17




Dynamic Loading

- The program consist of main part and a number of routines
- The entire program does need to be in memory to execute
- Routine is not loaded until it is called
- To obtain better memory-space utilization, we can use dynamic loading.
- All routines kept on disk in relocatable load format
- Useful when large amounts of code are needed to handle infrequently occurring cases
- No special support from the operating system is required
 - · Implemented through program design
 - OS can help by providing libraries to implement dynamic loading




Operating System Concepts - 10th Edition

9.18




N.	Contiguous Memory Allocation	Non-Contiguous Memory Allocation
1.	Contiguous memory allocation allocates consecutive blocks of memory to a file/process.	Non-Contiguous memory allocation allocates separate blocks of memory to a file/process.
2.	Faster in Execution.	Slower in Execution.
3.	It is easier for the OS to control.	It is difficult for the OS to control.
4.	Overhead is minimum as not much address translations are there while executing a process.	More Overheads are there as there are more address translations.
5.	Internal fragmentation occurs in Contiguous memory allocation method.	External fragmentation occurs in Non-Contiguous memory allocation method.
6.	It includes single partition allocation and multi-partition allocation.	It includes paging and segmentation.
7.	Wastage of memory is there.	No memory wastage is there.
8.	In contiguous memory allocation, swapped-in processes are arranged in the originally allocated space.	In non-contiguous memory allocation, swapped-in processes can be arranged in any place in the memory.





Memory Protection

- Relocation registers used to protect user processes from each other, and from changing OS code and data
 - Relocation register contains value of smallest physical address
 - Limit register contains range of logical addresses each logical address must be less than the limit register
 - MMU maps logical address dynamically by adding the value in the relocation register
 - Can then allow actions such as kernel code being transient and kernel changing size
- Hardware support for relocation and limit registers:





Memory Allocation - Contiguous allocation

- Contiguous allocation is one early method
 - Main memory usually consists of two partitions:
 - Resident operating system, usually held in low memory with interrupt vector
 - User processes then held in high memory
 - Each process contained in single contiguous section of memory
- 2 types:
 - Fixed partition allocation
 - Variable Partition Allocation





Fixed Partitioning Allocation

- Main memory is divided in to many partitions (same size or different size)
- The simplest technique used to put more than 1 processes in the main memory
 - In every partition only one process will be accommodated.
- Degree of multi-programming is restricted by number of partitions in the memory.
 - Maximum size of the process is restricted by maximum size of the partition.
- Every partition is associated with the *limit registers*.
- **Limit: Internal Fragmentation:**

Any program, no matter how small, occupies an entire partition.

=> Main memory use is inefficient.

Sum of Internal Fragmentation in every block

(4-1)+(8-7)+(8-7)+(16-14)=3+1+1+2=7MB

Internal Free = 3 MB [◀] fragmentation Block size = 4 MB P1 = 1 MB Block size = 8 MB P2 = 7 MB Block size = 8 MB P3 = 7 MB Block size = 16 MB P4 = 14 MB


Operating System Concepts - 10th Edition

9.24



Variable Partition Allocation

- Degree of multiprogramming limited by number of partitions
- Variable-partition sizes for efficiency (sized to a given process' needs)
- Hole block of available memory; holes of various size are scattered throughout memory
- When a process arrives, it is allocated memory from a hole large enough to accommodate it
- Process exiting frees its partition, adjacent free partitions combined
- Operating system maintains information about:
 - (a) allocated partitions
 - (b) free partitions (holes)






Dynamic Storage-Allocation Problem


- This problem concerns:
 - How to satisfy a request of size *n* from a list of free holes? ...
- Solution for selecting a free hole from the set of available holes. Strategy:
 - · First-fit: Allocate the first hole that is big enough
 - Best-fit: Allocate the smallest hole that is big enough; must search entire list, unless ordered by size
 - Produces the smallest leftover hole
 - · Worst-fit: Allocate the largest hole; must also search entire list
 - > Produces the largest leftover hole
 - Next Fit: similar to the first fit but it will search for the first sufficient partition from the last allocation point.
- First-fit and best-fit better than worst-fit in terms of speed and storage utilization
- Limit: External Fragmentation




Operating System Concepts - 10th Edition

9.26









Memory Allocation - Non-contiguous Allocation

- Allow a process to reside in different locations on memory
 - Segmentation
 - Segmentation
 - Program and segmentation
 - Segmentation Hardware
 - Segmentation: Adv and Disadv
 - Paging
 - Paging
 - Logical Address & Physical Address
 - Paging Hardware
 - Paging Model
 - ▶ Paging -- Calculating internal fragmentation
 - Allocating Free Frames
 - ▶ Implementation of Page Table, using PTBR
 - ▶ Paging Hardware With TLB
 - · Paged segmentation



Operating System Concepts - 10th Edition

0.20

Silberschatz, Galvin and Gagne ©2018




Segmentation

- Memory-management scheme that supports user view of memory
- A program is a collection of segments
- A segment is a logical unit such as:
 - · main program
 - procedure
 - function
 - method
 - object
 - · local variables, global variables
 - · common block
 - stack
 - · symbol table
 - arrays



Operating System Concepts – 10th Edition

9.3





Segmentation Architecture

- Segment table maps two-dimensional physical addresses; include:
 - base contains the starting physical address where the segments reside in mem
 - limit specifies the length of the segment
- Segment-table base register (STBR) points to the segment tables location in mem
- Segment-table length register (STLR) indicates number of segments used by a program.
- A logical address: <s,d>
 - · s segment number : index in segment table
 - · d: an offset into that segment,
- Note:
 - Segment number s is legal if s < STLR
 - an offset is legal: d < limit





segment table



Operating System Concepts – 10th Edition

9.3







Segmentation: Adv and Disadv

- Advantages of Segmentation
 - Segmentation is more close to the programmer's view of physical memory.
 - Segmentation prevents internal fragmentation.
 - Segmentation prevents the CPU overhead as the segment contain an entire module of at once.
- Disadvantages of Segmentation
 - The segmentation leads to external fragmentation.



Operating System Concepts - 10th Edition

0.26

Silberschatz, Galvin and Gagne ©2018




Paging


- Physical address space of a process can be <u>noncontiguous</u>; process is allocated physical memory whenever the latter is available
 - Avoids external fragmentation
 - Avoids problem of varying sized memory chunks
- Paging is implemented through cooperation between the operating system and the computer hardware
- Implementing paging involves:
 - breaking <u>physical memory</u> into fixed-sized blocks called <u>frames</u> and
 - breaking <u>logical memory</u> into blocks of the same size called <u>pages</u>
- To run a program of size N pages, need to find N free frames and load program
- Backing store likewise split into blocks
- Still have Internal fragmentation



Operating System Concepts - 10th Editio

9.3







- Logical Address
 - LA Space -> blocks (pages), is divided into 2 parts p&d,
 - Page number (p) an index contains base address
 - Page offset (d) combined with base address => physical memory address
- Physical Address
 - PA Space -> blocks (frames), is divided into into 2 parts f&d
 - Frame number(f): Number of bits required to represent the frame of Physical Address Space or Frame number.
 - Frame offset(d): Number of bits required to represent particular word in a frame or frame size of Physical Address Space or word number of a frame
- Ex:
 - If LA= 31bit, then LA Space = 2³¹words = 2GB words (1G=2³⁰)
 - If LA Space = 128 MB words = $2^7 * 2^{20}$ words, then LA= $\log_2 2^{27} = 27$ bits
 - If PA = 22 bit, then PA Space = 2²² words = 4 MB words (1M = 2²⁰)
 - If PA Space = 16 MB words = $2^4 * 2^{20}$ words, then PA = $\log_2 2^{24} = 24$ bits



Operating System Concepts - 10th Edition


9.40

Silberschatz, Galvin and Gagne ©2018




Logical address and logical address space

• For given logical address space size 2^m and page size 2^n bytes, we have




- Ex: In the logical address, n=2 and m=4
 => a page size: 2ⁿ = 4 bytes (= frame sz)
 - => Number of page: 2^{m-n} = 4




in and Gagne ©2018

Operating System Concepts - 10th Edition

0.4







Paging -- Calculating internal fragmentation

- For example, if
 - Page size = 2,048 bytes
 - Process size = 72,766 bytes (= 35*2048 + 1086)
- Then, will need: 35 pages + 1,086 bytes => will be allocated 36frames
- Resulting in Internal fragmentation of 2,048 1,086 = 962 bytes
- Worst case fragmentation: a process need n pages + 1byte
 - It would be allocated: n + 1 frames => internal fragmentation of almost 1 frame.
 - Ex: 35*2048 + 1 = 72765bytes
- On average fragmentation = 1 / 2 frame size
- This consideration suggests that small page sizes are desirable?
 - However, overhead is involved in each page-table entry, it reduced as the size
 of the pages increases
 - disk I/O is more efficient when the amount of data being transferred is larger
- But each page table entry takes memory to track
- Page sizes growing over time
 - Solaris supports two-page sizes 8 KB and 4 MB



Operating System Concepts - 10th Edition


9.44


Silberschatz, Galvin and Gagne ©2018



Allocating Free Frames

- OS is managing physical memory: Keep a list of free frames called frame table:
 - has 1 entry for 1 physical page frame indicating the latter is free or allocated
- Example of frame allocation
 - New process arrives: (a) before allocation (b) after allocation







and Source © 2019

Operating System Concepts - 10th Edition

9.4







Associative Memory Hardware

- The TLB is associative, high-speed memory.
- Each entry in the TLB consists of two parts: a key (or tag) and a value.
- Associative memory parallel search: the item is compared with all keys
 - If the item is found, the corresponding value field is returned

Frame #

TLB: Page #


1 age #	Traine #
	1 age #

- In paging, TLBs are used to store the most recently accessed memory pages.
 - When the CPU generates an address, the page number of the address is compared with the elements in the TLBs,
 - Ex, Address translation (p, d)
 - If p is in associative register, get frame # out
 - Otherwise get frame # from page table in memory



Operating System Concepts - 10th Edition

9.48





Translation Look-Aside Buffer - TLB

- The TLB contains only a few of the page-table entries, typically 32 -1,024 entries
- When a logical address is generated by the CPU,
 - the MMU checks if its page number is present in the TLB.
 - If the page number is found, its frame number is immediately available and is used to access memory (pipeline within the CPU)
 - If the page number is not in the TLB (TLB miss), addr translation proceeds
- TLB miss: update TLB: value is loaded into the TLB for faster access next time
 - Replacement policies must be considered when TLB is already full of entries:
 - an existing entry must be selected for replacement.
 - Range from least recently used (LRU) through round-robin to random.
 - Some entries can be wired down for permanent fast access
 - Means they cannot be removed from the TLB.
 - Typically, TLB entries for key kernel code are wired down.
- Some TLBs store address-space identifiers (ASIDs) in each TLB entry:
 - · identifies each process to provide address-space protection for that process.
 - Otherwise need to flush the TLB at every context switch

Operating System Concepts - 10th Edition

9.50

Silberschatz, Galvin and Gagne ©2018



Effective Access Time

- If the page is found in the TLB
 - TLB_hit_time := TLB_search_time + memory_access_time
- If the page is not found in the TLB
 - TLB_miss_time := TLB_search_time + memory_access_time (get p&f) + memory_access_time (get data)
- An average measure of the TLB performance: the Effective Access Time
 - EAT := TLB_miss_time * (1- hit_ratio) + TLB_hit_time * hit_ratio.
 - \$\Rightharpoonup EAT := (TLB_search_time + 2*memory_access_time) * (1- hit_ratio) + (TLB_search_time + memory_access_time)* hit_ratio.
 - Hit ratio percentage of times that a page number is found in the TLB
 - Ex: An 80% hit ratio means that we find the desired page number in the TLB 80% of the time.
- Ex: Suppose that it takes 10 nanoseconds to access memory. 80% hit ratio
 - If we find the desired page in TLB then a mapped-memory access take 10ns
 - · Otherwise, we need two memory access, so it is 20ns
 - EAT = 0.80 x 10 + 0.20 x 20 = 12 ns => 20% slowdown in access time

Operating System Concepts - 10th Edition

9.5



Memory Protection

- Memory protection implemented by associating protection bit with each frame to indicate if access is allowed
- Valid-invalid bit attached to each entry in the page :
 - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page => allow access to the page
 - "invalid" indicates that the page is not in the process' logical address space
 disallow access to the page
 - Or use page-table length register (PTLR)
- 1 entry:


Page	Bit
	valid/invalid

- Any violations result in a trap to the kernel
- Can also add more bits to indicate if read-only, read-write, execute-only is allowed.



Operating System Concepts - 10th Edition

9.53





Shared Pages

- An advantage of paging is the possibility of sharing common code
- **Shared code**
 - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems)
 - Similar to multiple threads sharing the same process space
 - Also useful for interprocess communication if sharing of read-write pages is allowed
- Private code and data
 - Each process keeps a separate copy of the code and data
 - The pages for the private code and data can appear anywhere in the logical address space



Operating System Concepts - 10th Edition


9.55

Silberschatz, Galvin and Gagne ©2018



Shared Pages Example

- P1,P2,P3 sharing the pages for libc
- Each process has its own copy of registers and data storage
- Only 1 copy of the standard C library need be kept in physical memory,
- The page table for each user process maps onto the same physical copy of libc
- → Saving!!!



Operating System Concepts - 10th Edition



Structure of the Page Table

- Memory structures for paging can get huge using straight-forward methods
 - Modern computer systems support a large 32-bit logical address space
 - ▶ 2³² physical page frames (m=32)
 - Page size of 4 KB (2¹²Byte), d=12
 - => Page table would have 1 million entries: 2²⁰ = 2³² / 2¹² (p=32-12=20)
 - If each entry is 4 bytes → each process requires: 2²⁰ * 4bytes= 4MB of physical address space for the page table alone high cost
 - Do not want to allocate that contiguously in main memory
 - · One simple solution is to divide the page table into smaller units.
 - We can accomplish this division in several ways
- The most common techniques for structuring the page table
 - Hierarchical Paging
 - Hashed Page Tables
 - Inverted Page Tables



page offset

page number

m-n

Operating System Concepts - 10th Edition

0.5

Silberschatz, Galvin and Gagne ©2018



The size of the page table

- The size of the page table depends upon the number of entries in the table and the bytes stored in one entry.
 - the number of entries are numbers of pages, ex 2²⁰

(Number of pages is calculated by logical address space and Page size)

Give size of a page table entry, ex: 4 Byte


Many fields in each page table entry

- Page frame number (virtual addresses)
- Page number (physical or real address)
- Present/absent bit (is this page frame currently loaded?)
- Protection bit (read/write vs. read only)
- Dirty bit (has the data been modified?)
- Referenced bit (has this page been recently referenced?)
- Caching disabled bit (Can this data be cached?
- Therefore, the size of the page table: 2²⁰ * 4bytes= 4MB

=> each process requires 4MB of physical address space to store the page table alone (each process use 1 page table for mapping and store it on main mem)

Operating System Concepts – 10th Edition

9.5





Two-Level Paging Example

- A logical address (on 32-bit machine with 4KB page size) is divided into:
 - A page offset consisting of 12 bits (4KB=2¹²byte => d=12)
 - A page number consisting of 20 bits (p=32-12)
- Since the page table is paged, the page number is further divided into:
 - A 10-bit page number (outer page)
 - · A 12-bit page offset
- Thus, a logical address is as follows:


page n	umber	page offset
p_1	p ₂	d
10	10	12

- where p_1 is an index into the outer page table, and p_2 is the displacement (moving) within the page of the inner page table
- Because address translation works from the outer page table inward, this scheme is also known as a forward-mapped page table



Operating System Concepts - 10th Edition

9.60





64-bit Logical Address Space

- A system with a 64-bit logical address space, a two-level paging scheme is no longer appropriate.
- To illustrate, If page size is 4 KB (2¹²), means d=12bit space for page_sz
 - Then page table has 2⁵² entries (p=64-12=52bit for space of #page)
 - If two level scheme, inner page tables could be 2¹⁰ 4-byte entries
 - Address would look like

outer page	inner page	offset		
<i>p</i> ₁	p_2	d		
42	10	12		

- Outer page table has 2⁴² entries or 2⁴⁴ bytes
- One solution is to add a 2nd outer page table
- But in the following example the 2nd outer page table is still 2³⁴ bytes (16GB)
 - And possibly 4 memory access to get to one physical memory location
- Three-level Paging Scheme

2nd outer page	outer page	inner page	offset
p_1	p_2	p_3	d
32	10	10	12



9.6




Hashed Page Tables


- Used in architecture with address spaces > 32 bits
- The virtual page number is hashed into a page table
 - Each entry in the hash table has a linked list of elements hashed to the same location (to avoid collisions – as we can get the same value of a hash function for different page numbers).
 - The hash value is virtual page number is all the bits that are not a part of the page offset
- Each element contains
 - 1. The virtual page number
 - 2. The value of the mapped page frame
 - 3. A pointer to the next element
- Virtual page numbers are compared in this linked list searching for a match
 - · If a match is found, the corresponding physical frame is extracted
 - Otherwise, subsequent entries in the linked list are checked until the virtual page number matches.





Operating System Concepts - 10th Edition


9.63













Inverted Page Table (Cont.)

- Decreases memory needed to store each page table, but <u>increases time</u> needed to <u>search</u> the table when a page reference occurs
- Use hash table to limit the search to one (or at most a few) page-table entries
 - TLB can accelerate access (TLB is searched before the hash table is consulted)
- Implement shared memory in inverted page tables?
 - One mapping of a virtual address to the shared physical address
 - A reference by another process sharing the memory will result in a page fault and will replace the mapping with a different virtual address



Operating System Concepts - 10th Edition


0.60

Silberschatz, Galvin and Gagne ©2018



Swapping

- Process instructions and their data must be in memory to be executed.
- However, a process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution
 - · increasing the degree of multiprogramming in a system
- Backing store is commonly fast secondary storage.
 - It must be large enough to accommodate whatever parts of processes need to be stored and retrieved, and it must provide direct access to these memory images.



main memory
Operating System Concepts – 10th Edition

9.70




Swapping

- Standard swapping is generally no longer used in contemporary OSs,
 - because the amount of time required to move entire processes between memory and the backing store is prohibitive.
 - · Context switch time can then be very high
- a variation of swapping in which pages of a process can be swapped (no: an entire process)
 - still allows physicalmemory to be oversubscribed, but does not incur
 the cost of swapping entire processes, (only a small number of
 pageswill be involved in swapping.
 - A page out operation moves a page from memory to the backing store; the reverse process is known as a page in.
 - swapping with paging works well in conjunction with virtual memory.



Operating System Concepts - 10th Edition

9.71





Swapping on Mobile Systems

- Not typically supported -- Flash memory based
 - · Small amount of space
 - Limited number of write cycles
 - Poor throughput between flash memory and CPU on mobile platform
- Instead use other methods to free memory if low
 - · iOS asks apps to voluntarily relinquish allocated memory
 - Read-only data thrown out and reloaded from flash if needed
 - Failure to free can result in termination
 - Android terminates apps if low free memory, but first writes application state to flash for fast restart
 - · Both OSes support paging as discussed below




Operating System Concepts - 10th Edition

0.73

Silberschatz, Galvin and Gagne ©2018

Example: Intel 32- and 64-bit Architectures

- Paging in the IA-32 architecture.
 - Address translation two-level (4KB)
 - One entry in the page directory is the Page Size flag, if set—indicates that the size of the page frame is 4 MB and not the standard 4 KB
 - the page directory points directly to the 4-MB page frame, bypassing the inner page table; and the 22 low-order bits in the linear address refer to the offset in the 4-MB page frame.



Example: Intel 32- and 64-bit Architectures


- Intel 64-bit Architectures based on the AMD's x86-64 architecture.
 - The x86-64 supported much larger logical and physical address spaces, as well as several other architectural advances.
 - Support for a 64-bit address space = 2⁶⁴ bytes of addressable memory—a number greater than 16 quintillion (or 16 exabytes).
 - In practice far fewer than 64 bits are used for address representation in current designs.
 - The x86-64 architecture currently provides a 48-bit virtual address with support for page sizes of 4 KB, 2 MB, or 1 GB using 4 levels of paging hierarchy.
- x86-64 linear address.


	unused		 ige map level 4		page dir pointer		page directory		page table		offset	
L	6 3	48		39		29	uncotory	21 2		12 1	11001	7




Operating System Concepts - 10th Edition

9.75










Segmented Paging

- Advantages
 - · Reduces external fragmentation
 - The page table size is reduced as pages are present only for data of segments, hence reducing the memory requirements.
 - the swapping out into virtual memory becomes easier .
- Disadvantages
 - · Internal fragmentation still exists in pages.
 - · Extra hardware is required
 - increasing the memory access time.
 - · External fragmentation occurs



Operating System Concepts - 10th Edition

9.79





Paged Segmentation

- Advantages of Paged Segmentation
 - No external fragmentation
 - Reduced memory requirements as no. of pages limited to segment size.
 - Page table size is smaller just like segmented paging,
 - Similar to segmented paging, the entire segment need not be swapped out.
- Disadvantages of Paged Segmentation
 - · Internal fragmentation remains a problem.
 - · Hardware is complexer than segmented paging.
 - · Extra level of paging at first stage adds to the delay in memory access.




Operating System Concepts - 10th Edition

0.04

Silberschatz, Galvin and Gagne ©2018

End of Chapter 3.1



Operating System Concepts – 10^h Edition