

Test Case	Module
TC-D-01 (Hit)	cva6_hpdcache_wrapper
TC-D-01 (Hit)	cva6_hpdcache_wrapper
TC-D-02 (Miss)	cva6_hpdcache_wrapper
TC-D-02 (Miss)	cva6_hpdcache_wrapper
TC-D-02 (Miss)	cva6_hpdcache_wrapper
TC-D-02 (Miss)	cva6_hpdcache_wrapper
TC-D-02 (Miss)	cva6_hpdcache_wrapper
TC-I-01 (Hit)	cva6_icache
TC-I-01 (Hit)	cva6_icache
TC-I-02 (Miss)	cva6_icache
TC-I-02 (Miss)	cva6_icache
TC-I-02 (Miss)	cva6_icache
TC-I-02 (Miss)	cva6_icache
TC-PF-01 Miss Trigger Detection	hwpf_stride_prefetcher
TC-PF-01 Miss Trigger Detection	hwpf_stride_prefetcher
TC-PF-01 Miss Trigger Detection	hwpf_stride_prefetcher
TC-PF-02 History Buffer & MHT Learning	hpdcache
TC-PF-01 Miss Trigger Detection	Domino Prefetcher
TC-PF-01 Miss Trigger Detection	Domino Prefetcher
TC-PF-01 Miss Trigger Detection	Domino Prefetcher
TC-PF-01 Miss Trigger Detection	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-02 History Buffer & MHT Learning	Domino Prefetcher
TC-PF-03 Domino Prediction & Prefetch Request	Domino Prefetcher
TC-PF-03 Domino Prediction & Prefetch Request	Domino Prefetcher

Port Name	Port Type	Direction	Width
dcache_req_ports_i[NumPorts-1:0]	dcache_req_i_t	input	struct
dcache_req_ports_o[NumPorts-1:0]	dcache_req_o_t	output	struct
dcache_miss_o	logic	output	1
dcache_mem_req_read_valid_o	logic	output	1
dcache_mem_req_read_o	hpdcache_mem_req_t	output	struct
dcache_mem_resp_read_valid_i	logic	input	1
dcache_mem_resp_read_i	hpdcache_mem_resp_r_t	input	struct
dreq_i	icache_dreq_t	input	struct
dreq_o	icache_drsp_t	output	struct
miss_o	logic	output	1
mem_data_req_o	icache_req_t	output	struct
mem_rtrn_vld_i	logic	input	1
mem_rtrn_i	icache_rtrn_t	input	struct
hwpf_stride_hpdcache_req_valid	logic	output	1
hwpf_stride_hpdcache_req	hpdcache_req_t	output	struct
hwpf_stride_hpdcache_req_ready	logic	input	1
dcache_miss_o	logic	output	1
evt_cache_read_miss_i	logic	Input	1
miss_detected	logic	Internal	1
miss_addr_i	logic	Input	56
curr_miss_addr	logic	Internal	56
pre_miss	logic	Internal	56
pre2_miss	logic	Internal	56
write_hash_mht1	logic	Internal	10
write_hash_mht2	logic	Internal	10
read_hash_mht1	logic	Internal	10
read_hash_mht2	logic	Internal	10
mht1_valid	logic	Internal	1
mht1_data	logic	Internal	56
mht2_valid	logic	Internal	1
mht2_data	logic	Internal	56
pref_req_o.valid	logic	Output	1
pref_req_o.pref_addr	logic	Output	56

Protocol/Struct
dcache_req_i_t (valid, addr, oper_t)
dcache_req_o_t (ready)
Pulse signal
AXI read channel handshake
Memory request: addr, size, id
AXI read data valid
Memory response: data, id
Fetch request (valid, addr)
Fetch response (valid, data)
I-Cache miss indicator
Memory read request
Memory data valid
Memory response data
Prefetch request valid
Prefetch addr, type
Prefetch request ready
Miss counter signal
logic
logic
logic[55:0]
logic[55:0]
logic[55:0]
logic[55:0]
logic[9:0]
logic[9:0]
logic[9:0]
logic[9:0]
logic
logic[55:0]
logic
logic[55:0]
domino_pref_req_t
domino_pref_req_t

[illegible]