



$I_{in} = (V_{out} \cdot I_{out}) / (V_{in} \cdot \eta)$
 η is efficiency

 $I_{in} = 17.5 / (15.5 \cdot 0.8)$
 $I_{in} = 1.411A$ (max)



ENABLE

 has UVLO feature with hysteresis
 AP6333* disables once $EN < 3.08V$
 $R3 = (0.915 \cdot V_{on} - V_{off}) / (4.127 \mu A)$
 $R4 = (1.08 \cdot R3) / (V_{off} - 1.08 + 5.5 \mu A \cdot R3)$
 V_{on} is rising edge to enable reg
 V_{off} is falling edge to disable


 $V_{on} = 3.4 \cdot 5 = 17V$
 $V_{off} = 3.1 \cdot 5 = 15.5V$
 If $V_{off} > 3.1$ equations are -'ve
 At 3.4V per cell, battery is below 20% capacity

 $R3 = 13k$
 $R4 = 990$ (976 avail.)

P_GOOD
 P_GOOD is an open drain Output
 5M Pullup to VIN

L1 Calc
 ++++++
 $L = V_{out} \cdot (V_{in} - V_{out}) / (V_{in} \cdot \Delta I_L \cdot F_{sw})$
 ΔI_L is the inductor current ripple
 $V_{out} = 5V$
 $F_{sw} = 450kHz$
 $\Delta I_L = 30\% \rightarrow 50\% \cdot I_{max} = 1.051.75$

 from AP6333_inductor.py
 $4.4 \mu H \leq L1 \leq 8.1 \mu H$
 Select larger L for lower ripple factor
 ++++++
 From datasheet
 $R_L \leq 30m\Omega$
 $I_{rating} \geq 135\% I_{max} = 4.72A$



ESR dominates VOUT ripple
 Ripple = $\Delta I_L (ESR + 1 / (8 \cdot F_{sw} \cdot C_{OUT}))$

Vout Setpoint

 $V_{out} = (1 + R1/R2) \cdot 0.8$

 With 1% tolerance resistor

$156.4k < R1 < 159.5k$
 $29.7k < R2 < 30.3k$
 $4.93 < V_{out} < 5.098$
 5.013 Vout nominal

 If voltage drop is an issue
 with $R1 = 160k$ & $R2 = 29k$
 5.214 Vout nominal

DFM Notes:

 47pF package size should be reduced
 R3 & R4 package size reduced
 R3 & R4 accuracy effect on UVLO calculated
 L1 with custom footprint

Layout Recommendations

 20z copper




Figure 47: Recommended PCB Layout


Released for discussion
 Preliminary Design
Raw Matter IO Pty Ltd
 Sheet: /5V_REG_1/
 File: regulator_5V.kicad_sch

Title: 5V Buck Converter

Size: A4
 KiCad E.D.A. kicad (6.0.7)

Date: 2022-10-26

Rev: 1
 Id: 2/6





20z copper



Id: 3/6

$I_{in} = (V_{out} \cdot I_{out}) / (V_{in} \cdot \eta)$
 η is efficiency

 $I_{in} = 17.5 / (15.5 \cdot 0.8)$
 $I_{in} = 1.411A$ (max)



ENABLE

 has UVLO feature with hysteresis
 AP6333* disables once $EN < 3.08V$
 $R3 = (0.915 \cdot V_{on} - V_{off}) / (4.127 \mu A)$
 $R4 = (1.08 \cdot R3) / (V_{off} - 1.08 + 5.5 \mu A \cdot R3)$
 V_{on} is rising edge to enable reg
 V_{off} is falling edge to disable


 $V_{on} = 3.4 \cdot 5 = 17V$
 $V_{off} = 3.1 \cdot 5 = 15.5V$
 If $V_{off} > 3.1$ equations are -'ve
 At 3.4V per cell, battery is below 20% capacity

 $R3 = 13k$
 $R4 = 990$ (976 avail.)


P_GOOD
 P_GOOD is an open drain Output
 5M Pullup to VIN

L1 Calc
 ++++++
 $L = V_{out} \cdot (V_{in} - V_{out}) / (V_{in} \cdot \Delta I_L \cdot F_{sw})$
 ΔI_L is the inductor current ripple
 $V_{out} = 5V$
 $F_{sw} = 450kHz$
 $\Delta I_L = 30\% \rightarrow 50\% \cdot I_{max} = 1.051.75$

 from AP6333_inductor.py
 $4.4 \mu H \leq L1 \leq 8.1 \mu H$
 Select larger L for lower ripple factor
 ++++++
 From datasheet
 $R_L \leq 30m\Omega$
 $I_{rating} \geq 135\% I_{max} = 4.72A$



Compensation loop
 Ground this pin for internal
 loop compensation



ESR dominates VOut ripple
 Ripple = $\Delta I_L (ESR + 1 / (8 \cdot F_{sw} \cdot C_{OUT}))$

Vout Setpoint

 $V_{out} = (1 + R1/R2) \cdot 0.8$

 With 1% tolerance resistor

$156.4k < R1 < 159.5k$
 $29.7k < R2 < 30.3k$
 $4.93 < V_{out} < 5.098$
 5.013 Vout nominal

 If voltage drop is an issue
 with $R1 = 160k$ & $R2 = 29k$
 5.214 Vout nominal

DFM Notes:

 47pF package size should be reduced
 R3 & R4 package size reduced
 R3 & R4 accuracy effect on UVLO calculated
 L1 with custom footprint

Layout Recommendations

 20z copper




Figure 47: Recommended PCB Layout

Released for discussion
 Preliminary Design
Raw Matter IO Pty Ltd
 Sheet: /5V_REG_3/
 File: regulator_5V.kicad_sch

Title: 5V Buck Converter



Size: A4
 KiCad E.D.A. kicad (6.0.7)

Date: 2022-10-26

Rev: 1
 Id: 4/6

$I_{in} = (V_{out} \cdot I_{out}) / (V_{in} \cdot \eta)$
 η is efficiency

 $I_{in} = 17.5 / (15.5 \cdot 0.8)$
 $I_{in} = 1.411A$ (max)



ENABLE
 has UVLO feature with hysteresis
 AP6333* disables once $EN < 3.08V$
 $R3 = (0.915 \cdot V_{on} - V_{off}) / (4.127 \mu A)$
 $R4 = (1.08 \cdot R3) / (V_{off} - 1.08 + 5.5 \mu A \cdot R3)$
 V_{on} is rising edge to enable reg
 V_{off} is falling edge to disable


 $V_{on} = 3.4 \cdot 5 = 17V$
 $V_{off} = 3.1 \cdot 5 = 15.5V$
 If $V_{off} > 3.1$ equations are -'ve
 At 3.4V per cell, battery is below 20% capacity

 $R3 = 13k$
 $R4 = 990$ (976 avail.)

P_GOOD is an open drain Output
 5M Pullup to VIN

L1 Calc
 ++++++
 $L = V_{out} \cdot (V_{in} - V_{out}) / (V_{in} \cdot \Delta I_L \cdot F_{sw})$
 ΔI_L is the inductor current ripple
 $V_{out} = 5V$
 $F_{sw} = 450kHz$
 $\Delta I_L = 30\% \rightarrow 50\% \cdot I_{max} = 1.051.75$

 from AP6333_inductor.py
 $4.4 \mu H \leq L1 \leq 8.1 \mu H$
 Select larger L for lower ripple factor
 ++++++
 From datasheet
 $R_L \leq 30m\Omega$
 $I_{rating} \geq 135\% I_{max} = 4.72A$



ESR dominates VOut ripple
 $Ripple = \Delta I_L (ESR + 1 / (8 \cdot F_{sw} \cdot C_{OUT}))$

Compensation loop
 Ground this pin for internal
 loop compensation

Vout Setpoint

 $V_{out} = (1 + R1/R2) \cdot 0.8$

 With 1% tolerance resistor
 $417.8k < R1 < 426.2k$
 $29.7k < R2 < 30.3k$
 $11.83 < V_{out} < 12.28$
 12.05 Vout nominal

DFM Notes:

 47pF package size should be reduced
 R3 & R4 package size reduced
 R3 & R4 accuracy effect on UVLO calculated
 L1 with custom footprint

Layout Recommendations

 20z copper





Figure 47: Recommended PCB Layout

Released for discussion
 Preliminary Design
Raw Matter IO Pty Ltd
 Sheet: /LIDAR_REG/
 File: regulator_lidar.kicad_sch

Title: 12V Buck Converter

Size: A4 Date: 2022-10-26
 KiCad E.D.A. kicad (6.0.7)

Rev: 1
 Id: 5/6



Output Voltage

$$R_{FB_H} = R_{FB_L}(V_{out} - V_{fb})/V_{fb}$$

$$R_{FB_H} = \text{Resistor Feedback High}$$

$$R_{FB_L} = \text{Resistor feedback Low}$$

$$V_{out} = \text{Desired output voltage}$$

$$V_{fb} = \text{feedback voltage (0.6)}$$

$$R_{FB_H} = 10000(12 - 0.6)/0.6$$

$$R_{FB_H} = 190k$$

Released for discussion

Preliminary Design

Raw Matter IO Pty Ltd

Sheet: /WINCH_REG/

File: SIC43_regulator.kicad_sch

Title:

Size: A4

Date: 2022-10-26

Rev:

KiCad E.D.A. kicad (6.0.7)

Id: 6/6