Microprocessors & Interfacing

Analog Input/Output

Lecturer: Dr. Annie Guo

S2, 2008 COMP9032 Week9

PWM Analog Output

- PWM (Pulse Width Modulation) is a way of digitally encoding analog signal levels.
 - Through the use of high-resolution counters, the duty cycle (pulse width/period) of a pulse wave is modulated to encode a specific analog signal level.
- The PWM signal is still digital
 - Its value is either full high or full low.
 - Given a sufficient bandwidth, any analog value can be encoded with PWM.
- PWM is a powerful technique for controlling analog circuits with a processor's digital outputs.
- · It is employed in a wide variety of applications
 - E.g. motor speed control

Lecture overview

- Analog output
 - PMW
 - Digital-to-Analog (D/A) Conversion
- Analog input
 - Analog-to-Digital (A/D) Conversion


S2, 2008 COMP9032 Week9 2

PWM Analog Output (cont.)

- A low-pass filter is required to smooth the input signal and eliminate the inherent noise components in PWM signal.
- The output voltage is directly proportional to the pulse width.
 - By changing the pulse width of the PWM waveform, we can control the output value.

S2, 2008 COMP9032 Week9 3 S2, 2008 COMP9032 Week9 4

Examples of PWM Signals




PWM Generation In AVR

PWM can be obtained through the provided timers.

S2, 2008 COMP9032 Week9 5

S2, 2008 COMP9032 Week9 6

Recall: Timer0



Configuration for PWM


• TCCR0

7	6	5	4	3	2	1	0
FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00


Mode	WGM01 (CTC0)	WGM00 (PWM0)	Timer/Counter Mode of Operation	ТОР	Update of OCR0 at	TOV0 Flag Set on
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	воттом
2	1	0	СТС	OCR0	Immediate	MAX
3	1	1	Fast PWM	0xFF	TOP	MAX

CTC


• Clear Timer on Compare Match



Fast PWM



Phase Correct PWM



Example


· Generate a PWM waveform.

Example (solution)

- Use Timer2
 - Set OC2 as output
 - Set the Timer2 operation mode as Phase Correct PWM mode
 - Set the timer clock

S2, 2008 COMP9032 Week9 13

Digital-to-Analog Conversion



Example Code

```
.include "m64def.inc"
.def temp=r16

ldi temp, 0b10000000
out DDRB, temp ; Bit 7 will function as OC2.

ldi temp, 0x4A ; the value controls the PWM duty cycle out OCR2, temp
; Set the Timer2 to Phase Correct PWM mode.
ldi temp, (1<< WGM20)|(1<<COM21)|(1<<CS20)
out TCCR2, temp
```


S2, 2008 COMP9032 Week9 14

Digital-to-Analog Conversion (cont.)

- A parallel output interface connects the D/A to the CPU.
- The latches may be part of the D/A converter or the output interface.
- Digital value is converted into continuous value.
- A signal conditioning block may be used as a filter to smooth the quantized nature of the output.
 - The signal conditioning block also provide isolation, buffering and voltage amplification if needed.

S2, 2008 COMP9032 Week9 15 S2, 2008 COMP9032 Week9 16


Quantized D/A Output



S2, 2008 COMP9032 Week9 17


R-2R Ladder D/A Converter

- As a switch changes from the grounded position to the reference position, a binary-weighted current is supplied to the summing junction.
- For high-resolution D/A converters, a wide range of resistors are not required.



Binary-weighted D/A Converter

- As the switches for the bits are closed, a weighted current is supplied to the summing junction of the amplifier.
- For high-resolution D/A converters, the binaryweighted type must have a wide range of resistors. This may lead to temperature stability and switching problems.



18

S2, 2008 COMP9032 Week9

D/A Converter Specifications

- Resolution and linearity.
 - The resolution is determined by the number of bits and is given as the output voltage corresponding to the smallest digital step, i.e. 1 LSB.
 - The linearity shows how closely the output voltage to the idea values (a straight line drawn through zero and full-scale).
- · Settling Time.
 - The time taken for the output voltage to settle to within a specified error band, usually $\pm \frac{1}{2}$ LSB.


S2, 2008 COMP9032 Week9 19 S2, 2008 COMP9032 Week9 20

D/A Converter Specifications (cont.)


- Glitches.
 - A glitch is caused by asymmetrical switching in the D/A switches. If a switch changes from a one to a zero faster than from a zero to a one, a glitch may occur.
 - Consider changing the output code of a 8-bit D/A from 10000000 to 011111111 in the next slide.
 - D/A converter glitch can be eliminated by using a sample-and-hold.

S2, 2008 COMP9032 Week9 21

Deglitched D/A




D/A Output Glitch



S2, 2008 COMP9032 Week9

22

A/D Conversion



S2, 2008 COMP9032 Week9 23 S2, 2008 COMP9032 Week9 24


Data Acquisition and Conversion

Procedure of data acquisition and conversion:

- A transducer converts physical values to electrical signals, either voltages or currents.
- Signal conditioner performs the following tasks:
 - Isolation and buffering: The input to the A/D may need to be protected from dangerous voltages such as static charges or reversed polarity voltages.
 - Amplification: Rarely does the transducer produce the voltage or current needed by the A/D. The amplifier is designed so that the full-scale signal from the analog results in a full-scale signal to the A/D.
 - Bandwidth limiting: The signal conditioning provides a lowpass filter to limit the range of frequencies that can be digitized.

S2, 2008 COMP9032 Week9 25

Data Acquisition System



Data Acquisition and Conversion (Cont.)

- In applications where several analog inputs must be digitized, an analog multiplexer is followed the signal conditioning. It allows multiple analog inputs, each with its own signal conditioning for different transducers.
- The sample-and-hold circuit samples the signal and holds it steady while the A/D converts it.
- The A/D converter converts the sampled signal to digital values.
- The three state gates hold the digital values generated by the A/D converter.

S2, 2008 COMP9032 Week9 26


Shannon's Sampling Theorem

Claude Shannon's Theorem:

 When a signal, f(t) = X sin(2πf_{sig}t), is to be sampled (digitized), the minimum sampling frequency must be twice the signal frequency.

Sample Examples

• Sampled at twice of the signal frequency.




S2, 2008 COMP9032 Week9 29

Shannon's Sampling Theorem and Aliasing

- To preserve the full information in the signal, it is necessary to sample at twice the maximum frequency of the signal. This is known as the *Nyquist rate*.
- A signal can be exactly reproduced if it is sampled at a frequency F, where F is greater than or equal to the Nyquist rate.
- If the sampling frequency is less than Nyquist rate, the waveform is said to be undersampled.

Sample Examples

 Under-sampled, with sample frequency less than twice of the signal frequency




S2, 2008 COMP9032 Week9

Shannon's Sampling Theorem and Aliasing (Cont.)


30

- Undersampled signal, when converted back into a continuous time signal, will exhibit a phenomenon called *aliasing*.
 - Aliasing is the presence of unwanted components in the reconstructed signal. These components were not present when the original signal was sampled.




S2, 2008 COMP9032 Week9 31 S2, 2008 COMP9032 Week9 32

Successive Approximation Converter



S2, 2008 COMP9032 Week9 33

Parallel A/D Converter



Successive Approximation A/D Converter

- Each bit in the successive approximation register is tested, starting at the most significant bit and working toward the least significant bit.
- As each bit is set, the output of the D/A converter is compared with the input.
- If the D/A output is lower than the input signal, the bit remains set and the next bit is tried.
- N times are required to set and test each bit in the successive approximation register.


S2, 2008 COMP9032 Week9 34

Parallel A/D Converter

- An array of 2^N-1 comparators and produces an output code in the propagation time of the comparators and the output decoder.
- Fast but more costly in comparison to other designs.
- Also called flash A/D converter.

S2, 2008 COMP9032 Week9 35 S2, 2008 COMP9032 Week9 36

Two-Stage Parallel A/D Converter



A/D Converter Specifications

Conversion time

- The time required to complete a conversion of the input signal.
- Establishes the upper signal frequency limit that can be sampled without aliasing.

$$f_{M\Delta x} = 1/(2 \text{*conversion time})$$
 (1)

Resolution

- The number of bits in the converter gives the resolution and thus the smallest analog input signal for which the converter will produce a digital code.
- It may be given in terms of the full-scale input signal:
 Resolution=full-scale signal/2ⁿ (2)
- It is often given as the number of bits, n; or stated as one part in 2ⁿ.
- Sometimes it is given as a percent of maximum.

Two-Stage Parallel A/D Converter

- The input signal is converted in two pieces.
 - First, a coarse estimate is found by the first parallel A/D converter. This digital value is sent to the D/A and summer, where it is subtracted from original signal.
 - The difference is converted by the second parallel converter and the result combined with the first A/D to give the digitized value.
- It has nearly the performance of the parallel converter but without the complexity of 2^N -1 comparators.
- It offers high resolution and high-speed conversion for applications like video signal processing.

S2, 2008 COMP9032 Week9 38

A/D Converter Specifications (Cont.)

Accuracy

- Relates to the smallest signal (or noise) to the measured signal.
- Given as a percent and describes how close the measurement is to the actual value.

The signal is accurate to within 100% * V_{BESOLUTION}/V_{SIGNAL} (3)

Linearity

- The derivation in output codes from the real value (a straight line drawn through zero and full-scale).
- The best that can be achieved is $\pm\,1\!\!/_{\!2}$ of the least significant bit

(± ½ LSB).

S2, 2008 COMP9032 Week9 39 S2, 2008 COMP9032 Week9 40

A/D Converter Specifications (Cont.)


- · Missing codes.
 - A missing code could be caused by an internal error, especially by the D/A converter in a successive approximation converter.
- · Aperture time.
 - The time that the A/D converter is "looking" at the input signal.
 - It is usually equal to the conversion time.

S2, 2008 COMP9032 Week9 41

A/D Errors

- Three sources of errors in A/D conversion:
- Noise.
 - All signals have noise.
 - Need to reduce noise or choose the converter resolution appropriately to control the peak-to-peak noise.
- · Aliasing.
 - The errors due to aliasing is difficult to quantify.
 - They depend on the relative amplitude of the signals at frequencies below and above the Nyquist frequency.
 - The system design should include a low-pass filter to attenuate frequencies above the Nyquist frequency.

A/D Converter Specifications (Cont.)



S2, 2008 COMP9032 Week9 42

A/D Errors (cont.)


- Aperture.
 - A significant error in a digitizing system is due to signal variation during the aperture time.
 - A good design will attempt to have the uncertainty, ΔV , be less than one least significant bit.
 - A design equation for the aperture time, t_{AP}, in terms of the maximum signal frequency, f_{MAX}, and the number of bits in the A/D converter is

$$t_{AP}=1/(2 \pi f_{MAX} 2^n)$$
 (4)

 The aperture time needed to reduce the error is surprisingly short.

S2, 2008 COMP9032 Week9 43 S2, 2008 COMP9032 Week9 4

A/D Errors (Cont.)



Aperture time error

S2. 2008 45 COMP9032 Week9

Homework

1. With the AVR lab board, connect PB7 to a LED and run the following code. What did you observe?

.include "m64def.inc" .def temp=r16

ldi temp. 0b10000000

out DDRB, temp ; Bit 7 will function as OC2.

ldi temp, 0x4A out OCR2, temp ; the value controls the PWM duty cycle

; Set the Timer2 to Phase Correct PWM mode.

ldi temp, (1<< WGM20)|(1<<COM21)|(1<<CS20)

out TCCR2, temp

S2. 2008 COMP9032 Week9 47

Reading Material

- · Chapter 11: Analog Input and Output. Microcontrollers and Microcomputers by Fredrick M. Cady.
- Timers/Counters. AVR Mega64 Data Sheet.

- PWM

S2. 2008 COMP9032 Week9 46

Homework

2. The A/D converter conversion time is 100 us. What is the maximum frequency that can be digitalized without aliasing occurring?

COMP9032 Week9 S2. 2008

Homework

3. A transducer is to be used to find the temperature over a range of -100 to 100°C. We are required to read and display the temperature to a resolution of +/- 1°C. The transducer produces a voltage from -5 to +5 volts over this temperature range with 5 millivolts of noise. Specify the number of bits in the A/D converter (a) based on the dynamic range and (b) based on the required resolution.