

Sparsity Aware Atrous Convolution Accelerator

BACHELORARBEIT

zur Erlangung des akademischen Grades

Bachelor of Science

im Rahmen des Studiums

Technische Informatik

eingereicht von

Fabian Kresse

Matrikelnummer 11707724

an der Fakultät für Informatik der Ted	chnischen Universität Wien	
Betreuung: Univ.Prof. DrIng Mitwirkung: Univ.Ass. Muhan	•	
Wien, 13. September 2021 ₋	(Unterschrift Verfasser)	(Unterschrift Betreuung)



Sparsity Aware Atrous Convolution Accelerator

BACHELOR'S THESIS

submitted in partial fulfillment of the requirements for the degree of

Bachelor of Science

in

Computer Engineering

by

Fabian Kresse

Registration Number 11707724

to the Faculty of Informatics at the Vienna University of Technology

Advisor: Univ.Prof. Dr.-Ing Muhammad Shafique Assistance: Univ.Ass. Muhammad Abdullah Hanif

/ienna, 13. September 2021		
, 	(Signature of Author)	(Signature of Advisor)

Acknowledgements

I want to thank my advisor Prof. Shafique for providing me with the opportunity to work on this very interesting and exciting topic. Furthermore, I want to thank Univ. Ass. Hanif for proof-reading and providing me with valuable feedback over the course of this thesis.

Abstract

Various accelerators for atrous convolutional neural networks have been developed (e.g. [1, 2, 3, 4]). Only the authors of [4] consider dynamic sparsity due to zero input values and weights. However, since many implementation details are missing in [4], an efficient atrous convolution accelerator that can handle dynamic sparsity is proposed and implemented in this thesis. The proposed accelerator is based on the ZeNA accelerator [5] for standard CNNs. The implementation details are published along with the source code of the accelerator in this work.

Contents

1	Intr	oduction	1
2	Bacl	kground	5
	2.1	Artificial Neural Networks	5
	2.2	Convolution Neural Networks	7
	2.3	DeepLabv3	11
	2.4	Hardware Acceleration Techniques	12
	2.5	Atrous Neural Network Accelerators	17
	2.6	FPGAs (ZCU104)	19
3	Prob	blem Statement	21
4	Acc	elerator Architecture	23
	4.1	Overview	23
	4.2	Dataflow	24
	4.3	Control Unit	28
	4.4	Bitvec Generation Unit	32
	4.5	Processing Element	33
	4.6	Requantization Unit	34
5	Resu	ults and Discussion	37
	5.1	Result Generation	37
	5.2	Effect of Pruning on Accuracy	40
	5.3	Results & Discussion of the Runtime	41
	5.4	FPGA Power and Resource Utilization Results	47
	5.5	Comparison with [2]	49
6	Futu	ire Improvements	51
	6.1	Improving Utilization	51
	6.2	Increasing number of PEs	53
	6.3	Obtaining a full-fledged Accelerator	53
	6.4	Removing Exploitation of Dynamic Sparsity	55
7	Con	clusion	57

Bi	Sibliography		
Li	st of Abbreviations	65	
A	README A.1 Running the accelerator	67	
В	Source Code B.1 VHDL B.2 Python		

CHAPTER 1

Introduction

Artificial Intelligence (AI) has deeply intrigued humans since well before modern times. The first known stories of AIs date back as far as 600 BCE when Greek poets like Homer and Herodot imagined figures distinctly artificial, but also definitely intelligent, like Pandora and Talos [6]. While most contemporary AI researchers believe that such human like intelligence is at least a few decades away [7], significant progress has been made in the field of AI since the research kickoff into modern artificial intelligence in the 1960s.

While initial contributions to the AI field were able to solve and propose solutions for many problems that are hard for humans (at least on large scales) e.g. logical reasoning based on hand-crafted rules, they performed poorly at others that can be handled easily by even a four year old human child, such as vision problems [8]. Initially it was believed that these intuitively easy problems could be solved within the first decades of research, this turned out not to be the case and research fields like *computer vision* have seen a huge amount of interest since then [9].

Like many other AI problems computer vision systems have many practical applications and have therefore been investigated intensively since the early 1970s. The first approaches mainly relied on the 'Good Old-Fashioned Artificial Intelligence' ¹ approach [10]. This approach to computer vision was mostly led by utilizing hard-coded human knowledge and completely human designed and tuned algorithms. These algorithms encompass still popular techniques like edge detection, edge labelling and some statistical methods. For a more detailed discussion the reader is referred to [9]. However, these approaches have faced difficulties to provide sufficiently good solutions for many problems [8].

More recently *machine learning* algorithms started conquering AI research and have yielded massive breakthroughs in fields like computer vision. In machine learning patterns are extracted from raw data and the outcome of the *inference* no longer solely depends on human encoded knowledge but is rather *learned* by the algorithm [8]. The conquest of machine learning was mainly enabled by a substantial increase in computing power, an improvement in algorithms (e.g.

¹As coined by Haugeland in his book 'Artificial intelligence: the very idea'

the introduction of *back-propagation* for Neural Networks [11]) and the more readily availability of large amounts of (labelled) data [8].

One class of machine learning algorithm that have greatly benefited from the improvements in the last decades and have subsequently surged in popularity, are biologically inspired *artificial neural networks* (ANNs) (for a more detailed discussion see chapter 2.1). While first being envisioned in the 1940s, the usage of neural networks saw very limited use due to limited computational resources and not yet advanced enough algorithms. With the increases in parallelization and computation power by GPUs, many-core CPUs, and specialized hardware like TPUs, ANNs have yielded ground-breaking results in a variety of disciplines.

Especially *Convolutional neural networks* (CNNs) have seen widespread use in computer vision and have been the de facto standard in recent years. This recently has been challenged by transformers, which have beaten CNNs on a variety of benchmarks (e.g. [12, 13] and [14]). However, CNNs will probably remain of interest in at least the foreseeable future for a variety of reasons, ranging from requiring less training data to joined CNN-Transformer architectures that are being investigated (e.g [15]).

One of the computer vision problems that CNNs have been applied to is *semantic image segmentation*. In semantic image segmentation the neural network tries to group individual pixels that belong to the same object and subsequently labels such grouped pixels [9]. To improve the segmentation accuracy different convolution types have been used, one of the currently best performing models DeepLabv3, uses a ResNet backbone and subsequently applies atrous convolution, a special type of the convolution operation to increase long range feature detection [16]. Semantic image segmentation sees use in a large variety of established industries e.g. medical imaging, traffic management, as well as in new ones, like autonomous driving.

While many of these applications do not have tight latency and throughput requirements some important ones, like autonomous driving, require them. Furthermore, energy-efficiency is a concern in almost every application and even more so in embedded and edge devices. Since the IoT-Trend has really taken off, the number of embedded and edge devices has exploded drastically and many of them are deployed for computer vision tasks.

Problematically, while CNNs yield good results, they are very computation intensive. However, computing the output of a neural network can easily be parallelized. While traditional dense 32-bit floating-point CNNs can be mapped very well on GPUs, more recent advanced techniques (for an overview see e.g. [17, 18] or [19]) that introduce irregular parallelism and reduce the bit precision cannot be mapped efficiently [20]. Furthermore, specialized convolutions that further decrease efficiency on GPUs like *atrous* (or *dilated*) convolution have been introduced. Because of these reasons it is paramount to use specialized hardware for CNNs to keep both latency and energy requirements low. This especially holds for embedded devices where both aforementioned resources are scarce. Therefore, application-specific integrated circuit (ASICs) and field-programmable-gate-arrays (FPGAs) have been deployed and used as *neural network accelerators*. ASICs have a much higher entry barrier due to initial manufacturing costs, longer time-to-market and do not offer the benefit of being re-configurable to incorporate later advances. However, often the benefits of developing an ASIC trump the downsides and many ASIC neural network accelerators have been developed. Many of them focus on different CNNs and convolution types e.g. [5, 21]. However, some are more general purpose and provide

support for a wider variety of convolution types: e.g. [4].

Due to rapid algorithmic advances, FPGAs are often used as testbeds for ASICs or as the deployed end-product. FPGA vendors have recognized the need for AI on FPGA solutions, and various tools to speed up development of FPGA based AI have become available [22, 23]. While FPGA based neural network accelerators have been lagging behind GPUs in terms of performance for some time, algorithmic and technological improvements have made them more competitive recently in instances where high performance and not only energy efficiency is desired [18, 20].




Figure 1.1: Number of multiplications needed to process one specific input ifmap with atrous convolution for varying atrous rates and implementation approaches. Note that the y-scale is logarithmic and only 23% of multiplications are valid. Even though only a specific ifmap with size 33×33 is shown, the differences translate also to other ifmaps.

This thesis proposes and implements a sparsity aware, 8-bit quantized FPGA-based accelerator for *atrous* convolution on a Xilinx ZCU104 FPGA.² While there already exists a large variety of accelerator for different CNNs (e.g. [21]), and many even support atrous convolution (e.g. [1, 2, 3, 4]), the implementation in [4] is the only one known to the author that implements sparsity aware atrous convolution that not only leverages the sparsity introduced by the structure of atrous convolution (for a detailed discussion see Chapter 2.2), but also the sparsity introduced by activations and weights that are zero. Additionally, [4] does not provide many implementation details or code. Because of this, the accelerator proposed here is based on ZeNA (zero aware neural network accelerator), a sparsity aware accelerator for conventional CNNs [5]. Mainly the dataflow of the accelerator was modified to allow efficient processing of atrous convolution. As

²The full source code is available on github: [24].

can be seen in Figure 1.1 a naive implementation of an accelerator for atrous convolution takes many more cycles to compute the result of one layer than would be needed in the ideal case. While implementations that only leverage sparsity due to the structure of the problem can at most obtain a speedup labelled in the figure as 'padding aware' the implementation of [4] and this thesis can come closer to the ideal case.

This thesis is organized as follows: Chapter 2 discusses the necessary background of neural networks and hardware-based acceleration. Especially CNNs and atrous convolution are highlighted. Chapter 3 gives the exact problem definition and lists the goals of this work. Chapter 4 describes the accelerator architecture in detail. Chapter 5 discussed the accelerator performance for various configurations. Chapter 6 discusses various improvements that could be added to the accelerator. Chapter 7 concludes the thesis and lists the contributions of this work.

Background

This chapter gives an introduction to artificial neural networks (ANNs) and subsequently dives into convolution neural networks (CNNs). CNNs are especially popular in many AI applications, e.g. in computer vision. A special type of convolution, so called atrous or dilated convolution, is important in the context of this thesis and is explained later in this chapter. Additionally, this chapter highlights some typical techniques used in neural network accelerator designs. Especially techniques utilized in this thesis are discussed. At the end of this chapter the ZCU104 FPGA is shortly discussed.

2.1 Artificial Neural Networks

As the name already implies ANNs are heavily inspired by biological neurons such as in the human brain. In 1943 McCulloch and Pitts formulated a mathematical model of such a neuron [25]. A simplified neuron has a set of inputs I_i and an output O. The I_i 's are multiplied by a weight vector yielding a vector-vector multiplication. The result is subsequently passed to an activation function g that returns the final output O:

$$g(\begin{bmatrix} I_1 & \dots & I_n \end{bmatrix} \begin{bmatrix} w_1 \\ \dots \\ w_n \end{bmatrix}) = O$$
 (2.1)

There are various activation functions g that can be used for neural networks. One that is very popular and utilized in the context of this thesis is the *rectified linear unit* (ReLU) (e.g. [16]). The ReLU function satisfies the following Equation:

$$g(x) = \begin{cases} x & x > 0 \\ 0 & otherwise \end{cases}$$
 (2.2)

To form a *neural network* multiple *layers* of neurons are appended after each other such that the outputs of one layer form the input of the next layer. The most basic form of a layer is the

fully connected layer (FC layer) where every output of a neuron in the current layer is an input for every neuron in the next layer. Accordingly, Eq. 2.1 can be extended to one vector-matrix multiplication per layer, where each column in the matrix constitutes one neuron weight vector:

$$g(\begin{bmatrix} I_1 & \dots & I_n \end{bmatrix} * \begin{bmatrix} w_{11} & \dots & w_{m1} \\ \dots & \dots & \dots \\ w_{1n} & \dots & w_{mn} \end{bmatrix}) = \begin{bmatrix} o_1 & \dots & o_m \end{bmatrix}$$
 (2.3)

The first layer, also called the *input layer*, takes data input e.g. an image or an encoded audio signal and the last layer (the *output layer*) outputs the final *logits*. The form of this output depends on the architecture of the last layer. Layers that are in between the first and last layer are called *hidden layers*. The total amount of layers is revered to as the *depth* of the neural network. Figure 2.1 shows such a simple neural network consisting of only FC layers.




Figure 2.1: A simple neural network consisting of only FC layers. The first number labeling the weights indicates the layer, the second the position in the matrix of the layer. m, n and l denote the number of neurons in the respective layers. Figure adapted from [26].

The weight vector w_i that is used in Eq. 2.1 needs to be *learned* before deployment of the neural network. There are various algorithms to learn the per neuron weight vector, such as through genetic algorithms (e.g. [27]), Hebbian learning [28] and back-propagation [11]. The by far most popular approach is through back-propagation as introduced by Rumelhart, Hintont and Williams [11]. Elaborations about how back-propagation works can be found in all standard deep learning and AI textbooks (e.g. [8, 29]). The topic will not be further discussed in this thesis. This thesis mostly focuses on the *inference* part of the process, meaning that all weights have already been computed and are ready for deployment in an application.

As pointed out by Goodfellow et.al., the essential power of neural networks lies in the fact that they are efficient nonlinear function approximators [8]. Furthermore, since the function approximations are learned through data rather than being hard-coded, little to no human expert knowledge of the application field is required. This enables deployment of neural network in a vast variety of fields. However, most applications are best served by neural networks architectures that feature special layers. One such layer architecture that has seen tremendous success is the convolution neural network as discussed in the next section.

2.2 Convolution Neural Networks

Convolutional neural networks [30] are heavily inspired by neuroscience. Specifically, CNNs take heavy inspiration from the primary visual cortex (short V1), a region in the brain that is responsible for processing images. CNNs try to mimic this region, nevertheless there are significant architectural and hence also performance differences between the human brain and CNNs. In part this is due to the fact that many aspects of the human vision system are still not fully understood, a short overview of some key points is given in [8]. However, CNNs that are deployed for vision tasks can still yield very good results and can be comparable to, or even outperform, humans on limited vision tasks [8, 31]. Therefore, CNNs see broad practical application in computer vision and other tasks that require similar spatial information processing (like natural language processing).




Figure 2.2: Dimensions of feature maps and filters.

The basic building block of a CNN is the *convolutional layer*. The input to a convolutional layer is called the *input feature map* (*ifmap*), analogously the output is called the *output feature map* (*ofmap*). In a 2D context (e.g. image processing) the *ifmap* and *ofmap* are typically tensors that are comprised of four dimensions: the batch size, channels, width, and the height. The different dimensions are shown in Figure 2.2.

The batch size determines how many input images are computed in parallel and can be an important parameter for neural network accelerators. For the accelerator developed in this thesis the batch size is always assumed to be one. The different channels encode *features* of the original input image. Depending on the input images dimensions, the channels in the first layer may for example correspond to the RGB components. In later layers more abstract properties, like edge patterns, are encoded in the channels.

In the initial layer the width and height correspond to the input images width and height. However, due to special layer architectures the width and height of the initial input image are reduced throughout the CNN. Commonly used operations in CNNs that exhibit such a down sampling property are *pooling layers* and the *stride* operation.

Whereas in a FC layer every neuron has one weight for each ifmap value, in CNNs so called *filters* (consisting of weights) are utilized to describe the connection between layers. Generally, filters are three-dimensional, and similarly to *ifmaps* and *ofmaps* have a width, height, and channel dimension. While the number of channels in the filter is the same as in the ifmap the width and height of the filter are generally much smaller [8]. Additionally, each filter is utilized to compute a single output channel, therefore the number of needed filters is equivalent to the number of ofmap channels (this is further discussed in the next section). In this thesis the 2D filter components that span only the width and height will be called *kernel*.¹

Moreover, the values that make up an ifmap will be called *input activation values* (*iacts*). Figure 2.2 visualizes the different dimensions of filters and feature maps.

The convolution operation

CNNs perform an operation called *convolution* where the ifmap is convolved with the filters to compute the channels of the ofmap. To perform the convolution operation for a single channel the corresponding kernel's field of view (FOV) is moved over the ifmap. Every kernel has a value for each discrete spatial point in the FOV, the weight. Each weight is multiplied with its spatially corresponding iact. Subsequently, the results from the multiplications in the current FOV are summed up to yield the pre-activation function ofmap value. To compute the next value, the FOV of the kernel is shifted and the operation is repeated until all pre-activation function ofmap values have been computed. An example convolution for a 3×3 kernel (width and height equals three) is shown in Figure 2.3.

The convolution operation for one channel of a 2D ifmap with a 2D kernel of size $k \times k$ can therefore be written as:

$$ofmap(x,y) = g(\sum_{i=\lceil -\frac{k-1}{2} \rceil}^{\lceil \frac{k-1}{2} \rceil} \sum_{j=\lceil -\frac{k-1}{2} \rceil}^{\lceil \frac{k-1}{2} \rceil} ifmap(x+i,y+j) * kernel(i,j)) \tag{2.4}$$

Henceforth written as:

$$ofmap(x,y) = conv(ifmap(x,y), kernel)$$
 (2.5)

To compute the ofmap for multiple ifmap channels, the pre-activation result for each channel is first computed as shown in Eq. 2.4. Next, the results of the different channels are added together and passed through the activation function to compute one channel of the ofmap. Therefore, to also compute a number of ofmap channels, the complete filters of one layer have dimensions (*ifmap channels*, *ofmap channels*, *width*, *height*). Hence, with o_c being the ofmap channel,

¹Generally the term filter and kernel are often taken to be interchangeable, the terminology varies in this respect.

 i_c the ifmap channel and $I_{c_{total}}$ the total i_c 's, Eq. 2.4 can be extended for multiple channels as follows:

$$ofmap(o_c, x, y) = g(\sum_{i_c=0}^{I_{c_{total}}-1} conv(ifmap(x, y, i_c), kernel(o_c, i_c)))$$
 (2.6)

As can be seen from Eq. 2.4 special handling at the edges of an ifmap is required. This is done by padding the ifmap with zeros around the edges. The size of this padding controls the width and height of the ofmap. During this thesis the most relevant padding is the so called 'same' padding, where the ofmap retains the same width and height dimension as the ifmap.




Figure 2.3: An example convolution operation. The filter K is moved over the ifmap I to yield the pre-activation function ofmap I * K. The 'same' padding of the ifmap is shown as red 0's. Figure adapted from [32].

Properties of CNNs

As elaborated upon by Goodfellow et.al. there are some key reasons why convolutional layers often outperform FC layers in many aspects such as number of calculations vs. accuracy [8]: First, the number of weights and operations is greatly reduced in comparison to FC layers since the neurons are much more sparsely connected. Only inputs in the same spatial vicinity are connected to neurons in the next layer. The size of this vicinity is determined by the width and height of the filter. However, spatial far away neurons can still interact *indirectly* over the subsequent layers and therefore CNNs can still yield great generalisation performance. Second, not only connections between the layers are reduced, also the number of different weights is greatly reduced (i.e. many of the connections share the same weights). While this doesn't reduce the number of operations, much fewer weights need to be stored in memory. Third, convolutional layers are equivariant to translations. Regarding 2D images this means that a shift of the ifmap in a spatial dimension results in an equivalent shift in the ofmap i.e.:

$$conv(ifmap(x-i, y-j), kernel) = ofmap(x-i, y-j)$$
(2.7)

This property enables CNNs to detect features regardless of where exactly in the spatial input they are located.

Especially the first two properties greatly help with implementing CNN hardware accelerators, since memory requirements are often a bottleneck in such hardware. Hence, historically CNNs have been one of the first ANN layer architectures to be feasible in practical applications [8].

Atrous Convolution

In a standard CNN downsampling indirectly enlarges the field of view (FOV) of later layers and hence allows the CNN to more easily capture features at different scales. However, since through the downsampling operations spatial information is lost, tasks such as semantic image segmentation can suffer from it. *Atrous* convolution, also called *dilated* convolution, is a convolution type with a special kernel structure that increases the kernels FOV. This comes with the benefit that differently sized features can be extracted without further downsampling. Therefore, atrous convolution has been deployed with tremendous success in different fields (e.g. in image segmentation [16, 33, 34] and audio processing [35]).

Essentially, a conventional convolution kernel is padded with zeros between its weights according to the so called atrous-rate. Atrous convolution with rate = 1 corresponds to the kernel without any padded zeros. Atrous kernels at different rates are shown in Figure 2.4.




Figure 2.4: Different sized atrous convolution kernels. The kernel is shown over the ifmap with the ifmap shown in red. The kernels are shown in blue, with the non-zero elements highlighted. Figure adapted from [16].

While an atrous kernel can learn larger sized features (in a 2D context) without the need for more parameters than a conventional convolution kernel, the efficient processing poses some challenges due to the additional zero padding introduced between the weight values.

The zero padding between the kernel elements leads to two problems on any computing platform that should be addressed for an efficient implementation: First, only multiplications of non-padded weights with the ifmap should be computed (i.e. the multiplications of the iacts with the non-highlighted blue kernel regions in Figure 2.4 should not be executed since the results are known to be zero). Second, due to comparatively large atrous rates being utilized (e.g. rate=12 on an ifmap with width and height equal to 33) and the same-padding being applied, the multiplication of weights with padded ifmap values are frequent. Since the results of these multiplications are known a-priori to be zero these multiplication operations should also be omitted. Moreover, the frequency of multiplications with padded zeros increases for larger

atrous rates. This can be seen in Figure 2.5, the amount of valid weights drastically decreases for large atrous rates and hence the amount of valid multiplications also drops.

In this thesis the two problems discussed above are dealt with by splitting the filters into multiple 1×1 filters and employing an adapted version of the row stationary dataflow. This is further discussed in Chapter 4.2.




Figure 2.5: Normalized counts of valid weights with an atrous convolution kernel of size 3×3 on a 65×65 ifmap. The figure shows how many weights of the kernel are valid (i.e. not convolving with the padding) vs. the atrous rate. Figure taken from [16].

2.3 DeepLabv3

DeepLabv3 [16] is a specialized neural network architecture employed to do semantic image segmentation. It has achieved very good results on a variety of image segmentation benchmarks, e.g. the 'PASCAL VOC 2012' dataset. Example labelled training data from the PASCAL VOC 2012 (augmented) dataset is shown in Figure 2.6.

The architecture of DeepLabv3 as presented in [16] consists of a backbone and a head network. The backbone is either ResNet-50 or ResNet-101 - in either case a residual network comprised of a total of 50 or 101 layers respectively. These layers are organized into blocks as per the ResNet architecture. Due to the stride operation being employed in ResNet the ifmaps are increasingly reduced in the width and height dimension.

To retain accuracy, but also limit the negative effect of the stride operation, DeepLabv3 employs atrous convolution in later blocks of the ResNet architecture and does not further downsample with stride in those layers.

The atrous spatial pyramid pooling (ASPP) head network is applied to the ofmap of the last backbone layer. The head network consists of three parallel 3×3 atrous convolutions with rates = (6, 12, 18), one 1×1 convolution and a global average pooling module with a subsequent 1×1 convolution. After processing of the convolutions batch normalization and a




Figure 2.6: Labelled data from the PASCAL VOC 2012 (augmented) dataset [36]. The input images (left side) are shown vs. their respective labelled ground truth (right side).

ReLU layer are applied. The ofmaps of the parallel convolutions are concatenated and passed through additional layers before the final logits are computed. Figure 2.7 shows the architecture of the head network.

The ifmap of the parallel convolution modules of the head network is comprised of 2048 ifmap channels, these compute 1280 ofmap channels through the parallel convolution module. Hence, each parallel module has a filter size corresponding to 2048 ifmap channels and 256 ofmap channels. Therefore, the 3×3 atrous layers have filters of dimensions (2048, 256, 3, 3) and the 1×1 layer in the parallel module has dimensions (2048, 256, 1, 1).

The global average pooling module computes the mean of each ifmap channel and subsequently applies a 1×1 convolution with 256 ofmap channels.

The results shown in Chapter 5 were generated with a reduced version of the atrous convolution layers from the head-network presented in this chapter.

2.4 Hardware Acceleration Techniques

While today neural networks are a popular solution in many applications due to their unrivalled performance in many fields, they are also very computationally expensive. While this can be an acceptable nuisance, if the inference is done in the cloud, it becomes a major problem if inference must take place on the edge. The reasons for requiring inference on the edge, and more specifically embedded devices, are manifold and range from security and privacy considerations to tight real-time and latency requirements [19]. While GPUs can be utilized to do inference on the edge, they are power hungry and cannot fully utilize recent algorithmic advances (as discussed later in this section). Therefore, ASICs and FPGAs are often used as neural network accelerators for embedded devices (e.g. [21, 37]).




Figure 2.7: DeepLabv3 head architecture.

While ASICs offer a higher clock rate, lower power consumption and a lower per-unit production cost, they suffer from a long time to market and high initial costs. The advantages of using FPGAs range from shorter time to market, much lower initial manufacturing cost to the possibility of reconfigurability. Due to these reasons many FPGA-based accelerators are available (e.g.[2, 38, 39]). More recently, FPGA vendors started offering their own solutions with a wide variety of configuration options [22, 23].

Since the training of the neural network can take place in the cloud and must be done seldom in relation to the inference, most accelerators focus on accelerating the inference [19].²

When designing an accelerator, a trade-off between the accuracy, throughput, latency, power requirements and potentially other factors regarding the inference needs to be made [17, 19]. In recent years advances in algorithms have led to techniques that reduce power consumption and

²Additionally, since inference is an important part in training, a speedup of inference can sometimes directly benefit training [19].

increase inference speed by orders of magnitudes, while keeping the accuracy loses low or even non-existent [19]. The following sections try to provide a short summary of some important acceleration techniques and specifically discusses the acceleration techniques used in this thesis in more detail. For a more comprehensive summary the reader is referred to [17] and [19].

Spatial architectures

In spatial architectures an array of *processing elements* (PEs) is utilized (see Figure 2.8). Each of the PEs generally consists of a small *register file* (RF) containing inputs, outputs, and possibly temporary results. Furthermore, each PE has at least one *multiply-accumulate* (MAC) unit.

Because of the structure imposed by the neural network architecture, tensor and matrix operations can be mapped on the PEs before execution. Accordingly, each PE can be provided with values from a central controller and only very limited local flow control is needed. Therefore, each PE generally comes with little overhead to execute assigned operations [19].

Spatial Architecture

(Dataflow Processing) **Memory Hierarchy** ALU ALU

Figure 2.8: A spatial architecture containing a 2D PE array. Figure taken from [17].

Spatial architectures are the defacto standard for neural network accelerators and are routinely employed (e.g. [4, 21, 40]). However, for specific neural networks the spatio-temporal mapping of the computations (*execution mapping*) on the PEs needs to be decided upon which is a critical factor in performance [19]. The accelerator proposed in this thesis uses a spatial architecture. In Chapter 4.2 the mapping of the operations on the PEs is described.

Pruning

Current top-performing neural network models contain a lot of data-redundancy and are often severely over-parameterized [41, 42]. Inspired by biology, where the connections between neurons are often sparse, *pruning* can be employed to reduce the model size. Essentially, pruning drops neuron connections, or even whole structures, that contribute little to the final result. One simple way to do this is to remove weights below a threshold and subsequently retrain the network to recover some accuracy [41]. This results in significantly reduced memory and theo-

retical computation requirements. Furthermore, when combined with retraining, accuracy drops (even for aggressive pruning) can be negligible or non-existent [41]. While there exist structured pruning methods that can be utilized by general purpose hardware [43], often more specialized hardware is needed to efficiently perform the resulting sparse matrix multiplications and incur memory savings [19]. For a more comprehensive overview over state-of-the-art in pruning the reader is refereed to [43].

In this thesis unstructured pruning on filters with the L1 norm is performed in the pytorch framework [44]. Therefore, a specified number of weights in the filters that contribute little to the result (i.e. have small weights), are set to zero and are subsequently disregarded, resulting in pruned connections. The accelerator proposed in this thesis can leverage the resulting reduced computational load in many cases as further discussed in Chapter 5. Since the aim of this thesis is restricted to neural network inference, and multiple previous works have shown that pruning can be applied with minimal accuracy loses, retraining was not performed on the neural network used.

Sparsity

Two forms of sparsity can be exploited in neural networks models. First, sparsity due to the structure of the problem is introduced at design time and is known a-priori. With specialized execution methods and dataflows most of this sparsity can be exploited. Examples for such structured sparsity are the zero-padding around the edges of CNN ifmaps and the kernel padding of atrous convolution.

Dynamic sparsity on the other hand is introduced during inference. Dynamic sparsity starts to appear because, depending on the activation function, ofmap values are set to zero after a convolution layer. In the case of DeepLabv3 the usage of the ReLU activation function leads to increasingly high iacts sparsity in later layers [19]. In the later layers of DeepLabv3 (i.e. the head network) an iacts sparsity of 40-60% is prevalent throughout the ifmaps. The exact sparsity depends on the input image.

Last, after pruning (as discussed previously) the filters also exhibit sparsity. While the distribution of non-zero weights is known at design time, it can be hard to completely utilize it in most unstructured pruning cases. Accelerators like [5] try to alleviate this by reordering the weights such that each PE processes roughly an equal number of non-zero weights at each processing step.

Many accelerators that exclusively leverage weight sparsity, ifmap sparsity or both have been proposed [19]. For a comprehensive review of accelerators see [19]. The accelerator proposed in this thesis utilizes both ifmap and (after pruning) filter sparsity. This is done by utilizing a PE design proposed in [5].

While exploiting sparsity in both the weights and iacts comes at the cost of more control logic, the number of valid MACs is greatly reduced, since both operands need to be non-zero to be considered a valid operation.

Quantization

It has been shown that the precision enabled by 32-bit floating-point multiplications in neural network inference is not needed, rather smaller bit precision like 16-bit floating-point can be employed without reducing accuracy [41, 45]. A wide variety of quantizations have been explored for both weights and activations, ranging from the aforementioned 16-bit floating-point [45], fixed point [46], 8-bit integer [47] to even binary weights [48]. While aggressive quantization results in accuracy drops, techniques like quantization aware training can help with reducing or even eliminating them [49].

While modern GPU architectures offer 16-bit floating-point and even 8-bit integer precision [50], custom ASICSs and FPGAs can utilize even smaller bit precision.

Reduced bit precision comes with several advantages [19]: First, it reduces storage and memory access requirements. Second, hardware units for reduced quantization tensors are far more energy efficient and require less area on-chip. Last, less bandwidth is required on-chip, further reducing the required area, and helping with energy efficiency.

In this thesis 8-bit integer static post-training quantization for both activations and weights is utilized. This quantization can be easily applied by utilizing the pytorch framework [49] and yields a good trade-off between accuracy and compression. When applied to the DeepLabv3 network implementation from [51] an accuracy drop of about 2% in the mean-intersection over union metric (IoU) can be recorded without quantization aware retraining. The 8-bit integer quantization in pytorch is done by mapping the original floating-point values to integer representations using the following formula (the weights are quantized to 8-bit signed, the activations to 8-bit unsigned integers) [49]:

$$x_{quant} = round(\frac{x_{fp32}}{s} + zp) \tag{2.8}$$

The scale parameter s scales the original floating-point value (x_{fp32}) and the zero point zp helps with correctly mapping 0s. Therefore, to compute the quantized result for the next layer (pre-activation function), with w_q , i_q , o_p being the quantized weights, ifmap activations and outputs respectively, $zp_{\{w,i,o\}}$ being the corresponding zero points and $s_{\{w,i,o\}}$ their corresponding scales [47]:

$$o_q = zp_o + round(\frac{s_w * s_i}{s_o}conv(w_q - zp_w, i_q - zp_i))$$
(2.9)

To implement this operation in hardware it is possible to convert the original floating-point parameter $S = \frac{s_w * s_i}{s_o}$ to an 32-bit integer multiplication with a subsequent multiplication of $2^{(-n)}$ [47]:

$$S = S_{int32} * 2^{-n} (2.10)$$

Since the 2^{-n} multiplication can be efficiently implemented using shifts and a 32-bit integer multiplication is much more energy and area efficient than a full floating-point operation, this is the preferred approach to floating-point multiplications. Further elaborations on this quantization approach can be found in [47]. Equation 2.9 in conjunction with the improvement from Eq.

2.10 have been implemented in the requantization pipeline (see Chapter 4.6) of the accelerator presented in this thesis.

Memory accesses

Off-chip memory accesses are generally the most expensive operations for neural network accelerators. In 45nm CMOS technology, accessing dynamic-RAM (DRAM) is $\sim 700 \times$ more expensive than a 32-bit floating-point add [41]. While multiplications (the main operation performed during inference) are more costly, they are still two orders of magnitude cheaper than memory accesses [17]. Therefore, it is of great importance to reduce accesses to DRAM as much as possible. This can be done by reusing values already loaded into on-chip memory.

Additionally, quantization and pruning can help to reduce off-chip accesses. While quantization directly translates to less memory traffic, pruning needs special handling to yield improvements. To garner pruning efficiency improvements encoding of the 0s is needed such that these values need not be accessed. This can be done in various ways, e.g. run-length encoding or bitmaps. Furthermore, to further reduce memory accesses, techniques like weight-sharing can be employed. For more information on such techniques see [19].

The dataflow employed in this thesis reduces the theoretical accesses to DRAM. However, utilizing DRAM was outside the scope of this thesis. For testing the accelerator DRAM was replaced with block-RAM (BRAM). When extended with DRAM every weight value would only be read once per input image. No special encoding was applied to reduce theoretical off-chip memory accesses due to pruning or weight-sharing.

2.5 Atrous Neural Network Accelerators

Various atrous convolution accelerators have been proposed, ranging from accelerators that only exploit the structured sparsity introduced by atrous convolution like [1, 2, 3] and one accelerator known to the author, that also exploits dynamic sparsity as introduced by zero iacts and weights [4]. However, the accelerators come with some drawbacks and/or cannot naively be adapted to support dynamic sparsity as is one of the goals in this thesis. The reasons for this are discussed shortly below.

The accelerator proposed in [2] was created with the goal of efficiently processing atrous spatial pyramid pooling similar to the DeepLabv3 head network. To improve the efficiency over a naive solution it supports processing multiple atrous rates in parallel. It does this by utilizing a weight stationary dataflow with a 2D sliding window buffer from where the relevant iacts are extracted. All iacts for the different atrous rates are extracted in parallel and multiplied with their corresponding weights before being accumulated. While this approach makes it possible to heavily exploit ifmap reuse, it suffers from the fact that the number of multiplications that need to be performed varies depending on the atrous rate. For small ifmap sizes this variation can be very high. Hence, some PEs (those associated with higher atrous rates) are severely underutilized since less valid multiplications are recorded for higher atrous rates as discussed in Chapter 2.2. It must be noted that in the case study done in [2] the ifmaps width and height is much larger than in the atrous layers of DeepLabv3, hence the impact is smaller. Additionally,

since the FPGA utilized for this thesis can keep the complete ifmap on-chip, the resulting energy savings are comparatively small for exploiting multiple parallel atrous rates. The author of this thesis believes that, at least for the FPGA used in this thesis, the drawback due to the increased number of computations far outweighs the possible savings because of the iacts reuse.

DT-CNN [1] utilizes delay cells to mitigate the effect of the zero padding between the kernels in atrous convolution. Similarly to [2], the weights are held stationary in PEs and iacts are provided for multiplication. The PEs are organized in rows, where different iacts are propagated column wise. Situated between each PE row, a row of delay cells is placed. These delay the propagation of iacts (through shift registers) as long as required by the atrous rate, such that each PE row is processing the iacts needed for the same kernel. This is shown in Figure 2.9. This approach suffers from a high memory overhead for large atrous rates, since a large number of delay cells would be required. This would be further amplified if dynamic sparsity would be naively exploited into the depth dimension as done in this thesis (as explained in Chapter 4.2).




Figure 2.9: In the DT-CNN accelerator the iacts a_i are provided to the PEs which are organized in rows. They are multiplied with their respective weighs k_j and delayed in the delay cells according to the atrous rate, such that the output o_l can be correctly accumulated. The shown example configuration has rate = 2 (i.e. one delay cycle). Figure taken from [1].

Both [3] and [4] recognize that reordering of the ifmap in accordance with the atrous rate results in a traditional dense CNN where the structural sparsity introduced by the atrous rate is completely eliminated. While this approach cannot easily benefit from the ifmap reuse as exploited in [2] it enables traditional CNN accelerators to process atrous convolution more efficiently. Furthermore, in [4] the authors propose an architecture that can benefit from dynamic sparsity. However, [4] lacks many implementation details and therefore another accelerator for traditional CNNs, called zero-aware neural network accelerator (ZeNA) [5] was used during this thesis as a reference CNN accelerator. Furthermore, reordering of the ifmap was not needed because of the utilized dataflow.

2.6 FPGAs (ZCU104)

As already discussed, this thesis implements a neural network accelerator on a field-programmable-gate-array (FPGA). To be more precise, a Zynq UltraScale+ MPSoC ZCU104, manufactured by Xilinx [52] was used. It features the Zynq UltraScale+ XCZU7EV MPSoC that combines two Cortex processors (the Cortex®-A53 and Cortex®-R5) and programmable logic. In the course of this thesis only the programmable logic (PL) part of the chip was utilized. The following gives a short overview over the XCZU7EV PL capabilities. For a more in-depth introduction to FPGAs in general the reader is referred to [53].

On an FPGA function blocks are realized with configurable logic blocks (CLBs), which contain look-up tables (LUTs) and flip-flops (FFs). The number of CLBs on the FPGA dictates how many function blocks can be realized i.e. how many PEs can be fitted on the FPGA. More precisely, the LUTs are responsible for implementing logic functions and the FFs are used as register memory. The XCZU7EV has a total of 460,800 FFs and 230,400 LUTs [54].

Another important metric is the on-chip memory size. While large buffers are costly to access energy wise, they still beat off-chip storage. Therefore, a large on-chip size reduces off-chip accesses and makes reusing values easier. There is a total off 38Mb in SRAM on-chip memory. This is split into 11Mb block-RAM (BRAM) and 27Mb ultra-RAM (URAM) [54]. However, this still is only a fraction of the required storage needed for the parameters of the quantized DeepLabv3 which needs more than 400Mb in storage. Hence, using the DRAM is unavoidable if deployment of the complete quantized DeepLabv3 network is desired.

Problem Statement

While neural networks have conquered many fields because of their often unmatched performance and their ease of deployment, they often cannot be run efficiently enough on general purpose hardware. Special hardware neural network accelerators are therefore needed since inference would else be infeasible for many applications.

While there already exist many accelerators for CNNs [5, 21] and some for efficient processing of atrous convolution [1, 2, 3, 4], the accelerator from [4] is the only one known to the author that supports both atrous convolution and dynamic sparsity. However, the publication of [4] lacks many implementation details. Therefore, the goal of this thesis is to implement and test an efficient atrous convolution accelerator that also supports dynamic sparsity. This is done by adapting the CNN accelerator from [5]. Moreover, the proposed accelerator is developed with the atrous spatial pyramid pooling head network from [16] in mind. Furthermore, the accelerator is implemented in the Very High Speed Integrated Circuit Hardware Description Language (VHDL) on a Zynq UltraScale+ MPSoC ZCU104 Xilinx development board. The execution mapping was designed with this specific FPGA in mind. Summing up, the following goals were set for this thesis:

- Develop and use an atrous convolution accelerator dataflow that can efficiently deal with varying atrous rates.
- Improve the efficiency of the accelerator through exploitation of dynamic sparsity as done by PEs proposed in [5].
- Further improve the accelerator by incorporating techniques such as pruning and quantization.
- Develop an accelerator that can be easily scaled to a higher number of PEs.
- Implement the above in VHDL on a ZCU104 Xilinx FPGA.

• While outside of the main scope of this thesis, plan for the accelerator to run the complete Deeplabv3 on the ZCU104 FPGA.

As discussed in Chapter 7, while the presented accelerator leaves room for improvement, the goals where mainly attained.

CHAPTER Z

Accelerator Architecture

This chapter explains the accelerator architecture. First, an overall overview of the accelerator architecture is given. Next the utilized 1×1 - row stationary dataflow is discussed in detail. In the subsequent sections the individual components of the accelerator are discussed.

4.1 Overview

A spatial architecture like ZeNA [5] is utilized, hence the accelerator consists of a 2D PE array. PEs are provided with values for MAC operations over a shared bus by the *control unit* (Chapter 4.3). Values are broadcast row and column wise to the PEs. This reduces *network-on-chip* (NOC) size and memory throughput requirements, since values can be used by multiple PEs. Such a multicast configuration is used by several other accelerators [5, 17].

Each of the rows in the PE array processes the same weights and each column performs computations with the same iacts. This results in each row of the PE array processing a different ofmap channel and each column a different spatial ifmap (and hence also ofmap) position. The full dataflow is discussed in Chapter 4.2.

To reduce ineffectual computations (i.e. multiplications with zero) the values provided to the PEs are passed through the bitvector (bitvec) generation unit (Chapter 4.4) marking non-zero values. These bitvecs are subsequently provided to the PEs for skipping ineffectual multiplications. As discussed in Chapter 2.4 the iacts and weights are represented as 8-bit unsigned and signed integers respectively.

While PEs compute new *partial sums* (psums), the previously computed psums are written out to the control unit, stored, and replaced with older, previously computed, psums to use in the next accumulation cycle. Subsequently, once fully accumulated, psums are sent to the requantization unit (Chapter 4.6) where they are requantized to 8-bit values and stored for final output.

Apart from the quantization, this is also how ZeNA operates. The only major difference to that architecture is that each PE only has a single double buffered psum register in this thesis.

In the current implementation weight and iact values are loaded from on-chip BRAM. For a complete demonstration accelerator that would support the complete DeepLabv3 network, or even only the head-network, it would be necessary that the iacts are loaded by other means (e.g. over UART, for a real accelerator this is infeasible due to the low data rate of UART). Furthermore, the weights would need to be stored in DRAM. Currently they are also stored in BRAM, however on-chip BRAM does not offer enough memory to store all weights. The architecture implemented in this thesis is shown in Figure 4.1.

Over the course of this thesis it became apparent that the approach of only utilizing the PL side of the ZCU104 was suboptimal since the flexibility of the PS side was lost. Chapter 6 proposes a slightly altered architecture that would incorporate the PS. Chapter 6 also highlights the overall place of the accelerator within an application. Certain adjustments that need to be made to implement this are discussed in that chapter, on the other hand this chapter focuses on the implemented parts for a PL side only accelerator.





Figure 4.1: Overall architecture of the main accelerator, heavily inspired by [5].

4.2 Dataflow

This section describes the dataflow of the accelerator presented in this thesis. Interestingly, as discussed in [17], the *row stationary* (RS) dataflow is most energy efficient at least for the convolution layers in AlexNet and has been employed in many successful accelerators like [21].

The RS dataflow works as follows: each filter is split into multiple 1D 'row'-filters along the height dimension (splitting along the width dimension would yield a similar dataflow). Subse-

quently, the filter row is held stationary in each PE and iacts are provided in a sliding window fashion to compute subsequent psums [17].



Original 3×3 atrous kernel

Split into 1×1 filters with depth 64

Figure 4.2: One 3×3 filter can be split into multiple 1×1 filters. The filters are first split along the width and height dimension. Furthermore, they have been split along the channel dimension to contain 64 values per filter slice.

The accelerator proposed in this thesis uses a slightly adjusted RS dataflow. Henceforth, it will be called 1×1 - row-stationary (1RS) dataflow. In essence the 1RS dataflow further splits the filters into 1×1 convolution filters along the width dimension. Figure 4.2 shows the splitting of one filter, it must be noted that the filters are further divided up in batches of 64 channels as shown in the figure (this is the number of values each PE receives every *processing cycle*). Consequently, the position of one such filter slice, the *filter position*, can be described in the following way: the spatial location in the original filter $(f_0 - f_8)$ and the position according to the depth along the channel dimension of the first value in the slice (fd_d) .

Each row of the PE array processes differing ofmap channels and hence receives values from different filters at the same filter position. The filter slices are held stationary in the PEs while relevant iact values are provided to the PEs iteratively. The iacts are distributed column wise over the PE array and vary in respect to their spatial location in the width dimension of the ifmap, i.e. column wise slices of iacts with increasing positions in the x-dimension are distributed. This is visualized in Figure 4.3. Assuming P is increased every time the filter slice has been completely processed by all rows; than the current filter position is described by Eqs. 4.1 and 4.2:

$$f_{(P \mod 9)} \tag{4.1}$$

$$fd_{\left|\frac{P}{\alpha}\right|*64} \tag{4.2}$$

Figure 4.4 visualizes the operations performed by one PE array row. As shown, the PE row first convolves a batch of 64 values from f_0 with the relevant ifmap area (the relevant ifmap section is shown over the complete ifmap in red) to obtain the partial ofmap result for one ofmap




Figure 4.3: Example visualization of the iact slices received by three PE Columns with respect to their original position in the ifmap.

channel (shown in green over the complete ofmap). Next, the other spatial filter positions (f_1 - f_8) are convolved with their respective ifmap sections. Adding up the resulting partial ofmap results yields a partially computed ofmap channel. Once the filter position also reaches the end of the depth dimension the complete ofmap channel has been fully computed. To sum up, each row in the PE array computes its own ofmap channel in parallel. However, each row processes at the same filter and ifmap position.

Algorithm 4.1 presents the described dataflow with one row, one column and one value provided to each PE. The outermost loop reflects the computation of all ofmap channels O. The following loop describes the iterations over all ifmap channels I_D . Furthermore, the kernel splitting into 1×1 convolutions is reflected in line 3 of the pseudocode. Next, since only relevant sections of the ifmap should be convolved with each 1×1 filter the 2D start- and endpoint of the convolution operation on the ifmap are calculated depending on the 1×1 filters spatial position (i.e. the *fil* variable value). In line 8 the psums are accumulated. Last, the spatial position within the channel of the psum depends on the fil variable. This can also be seen in Figure 4.4, where the partial ofmaps are spatially shifted according to the filter position. This position is calculated in line 5.

While Algorithm 4.1 provides the basis for the execution mapping on the PEs, some loop unrolling must be applied to parallelize the execution and provide the PEs with a number of values such that the RF is kept small, and the accelerator can benefit from dynamic sparsity.

To obtain the mapping of the MAC operations on the PE array the loops in Algorithm 4.1 are unrolled as follows: First, to process multiple ofmaps in parallel the **for** loop in line 1 is unrolled




Figure 4.4: Splitting the 3×3 convolution into multiple 1×1 convolutions. The relevant iact section depends on the spatial location of the 1×1 filter in the original filter and is shown in red. The filters are shown in blue. The ofmap that is generated because of the convolution is shown in green on the right side.

in accordance with the wanted number of parallel ofmaps (ofm_p) . As previously discussed, these are mapped to different rows in the PE array. To obtain multiple columns, which can benefit from multicasting filters, the **for** loop in line 6 was unrolled. Here the loop unrolling depends on the ifmap size I and the atrous rate r, since if the number of parallel ifmaps (ifm_p) is chosen such that it does not fully divide I-r some PEs cannot be utilized in every processing cycle. Therefore, only values that fully divide I-r were investigated. Additionally, line 7 could be split in the same fashion. This was not done due to reasons outlined in Chapter 5. It is assumed that all currently computed ofmaps are kept in a scratchpad memory. Once they are fully computed they get send to the requant unit and are subsequently stored more permanently. Further remarks and analysis of the impact of different ofm_p and ifm_p values can be found in Chapter 5.

Last, to provide the PEs with batches of values, each PE receives 64 filter values (this is the filter splitting applied along the channel dimension shown in Figure 4.2). To depict this the loop in line 2 is unrolled. Hence, for each processing cycle 64 values are provided to each PE.

As discussed, the implementation in this thesis completely processed one set of 1×1 filters at the same channel depth positions and only subsequently advances the depth. While currently processing all filters of the same channel depth first yields no benefit opposed to advancing into the depth dimension first, the iact values for the current layer depth could be temporarily stored in a smaller buffer in an improved implementation. This would reduce accesses to the large

```
input: flattened 3x3 filters f with dimensions (O, I_D, 9)
   input: ifmaps if with dimensions (I_D, I \times I)
   input: current atrous rate rate
   output: accumulated psums p with dimensions (O, I \times I)
 1 for (ofm = 0, ofm < 0, ofm += 1) do
        for (i_d = 0, i_d < I_D, i_d += 1) do
 2
 3
           for (fil = 0, fil < 9, fil += 1) do
               start, end = start_end_point_calc(fil,rate);
 4
               p_o = \text{psums\_offs\_calc}(fil, rate);
 5
               for (i_x = start.x, i_x < I - end.x, i_x += 1) do
 6
                   for (i_y = start.y, i_y < I - end.y, i_y += 1) do
 7
                       p[ofm, i_x + p_o.x, i_y + p_o.y] += if(i_d, i_x, i_y) * f(ofm, i_d, fil)
 8
                    end
               end
10
           end
11
12
       end
13 end
```

Algorithm 4.1: Dataflow for one PE row and one PE column. The slice size (in the channel dimension) is set to one.

global ifmap buffer by $\times 9$.

The 1RS dataflow was chosen because it completely eliminates the structural sparsity introduced by atrous convolution. First, the added zero padding between valid 1×1 filters can be completely disregarded since 1×1 filters that only consist of zeros can be skipped (the zero only filters are not shown in Figure 4.2). Second, no zero padding at the edges of the ifmap needs to be added since each 1×1 convolution can simply be applied to the relevant subset of the ifmap. Due to the structure of atrous convolution the relevant ifmap subset can be significantly smaller than the whole ifmap (especially for large atrous rates) and therefore large energy and latency savings can be incurred. Additionally, the 1RS dataflow can easily be adapted to other convolution layers.

4.3 Control Unit

The control unit is responsible for implementing the execution mapping on the PEs and providing the PEs with the required values to perform computations. To do so, it implements a state machine. The simplified state machine is shown in Figure 4.5.

The control unit starts in the LOADING_IFMAPS state. In this state the iact values are read into the on-chip URAM (in the current implementation the iacts are loaded from the BRAM-in unit). Once the transfer has been finished actual computations can start in the PROCESSING super state. Once all processing has been finished the accelerator enters the FINISHED state, in which the results are written out over UART.




Figure 4.5: States of the control unit.

The PROCESSING state is further split into additional states shown in Figure 4.6. The initial processing state is WAITING. This state is kept until all PEs are ready to receive new values i.e. have finished their current processing cycle and have swapped out their psums. Once this holds the next action is determined. This is either: writing new weight values to the PEs (KERNELS_TO_PES state), writing new iacts (IACTS_TO_PES state) or writing out the current psums to the requantization pipeline (PSUMS_TO_MEM state).




Figure 4.6: State machine of the PROCESSING super-state. The FINISHED state is entered from the WAITING state but was omitted.

If the KERNELS_TO_PES state is entered weights from the BRAM-in unit are requested and subsequently written to the PE array. Since the values are broadcast row-wise, the receiving PE row is encoded in the *new_kernels* std_logic_vector. Next, the IACTS_TO_PES state is invariantly entered, here iacts are written column-wise over the bus to the PEs. As in the KERNELS_TO_PES case the currently selected column is indexed by the *new_ifmaps* std_logic_vector. The PEs start computations as soon as they receive new iacts. Once iacts have been provided to all columns the CLEAN state is entered for one cycle by the control unit. Next, the WAITING state is re-entered. If the current ofmap channels have been fully computed the PSUMS_TO_MEM state is entered next.

The control unit consists of multiple submodules that implement different functionalities. First, the position unit computes the current position in the convolution operation, i.e., it outputs information like the current spatial ifmap and psums position. Additionally, it also outputs

further control information for the control unit to use (e.g. if weight values should be provided to the PE array).

The psums buffer is responsible for buffering the psums, preparing them for the PEs and writing them out to the requantization unit once accumulation has finished. Last, the ifmap buffer stores all iact values and prepares the next needed ones in a smaller buffer. Figure 4.7 shows the control unit architecture. The sub-modules are described in the following chapters.




Figure 4.7: The architecture of the control unit. Not implemented interfaces are shown in red. In the current implementation these interfaces are serviced by the BRAM-in unit.

Position Unit

The position unit is responsible for providing the necessary informations for implementing the dataflow from Algorithm 4.1. This is realized by various control signals that notify the parent control module of the current state in the processing of the overall convolution layers. These control signal encompasses for example the *need_kernel* signal, that is used to notify that new weights should be provided to the PEs.

Importantly, the position unit outputs the position of the facts to be pre-loaded by the ifmap buffer. Furthermore, it computes and outputs the position of the psums that need to be swapped

out to the PE array and the position of the psums that are swapped in from the PE array. From these position values the psums buffer and ifmap buffer derive the actual storage position in their memories. One adaption from the dataflow as discussed in Chapter 4.1 is that the first filter being processed is not the top-left filter (as it would be in a naive implementation) but instead the 1×1 filter in the middle. This was done to efficiently implement the cleaning of the psum buffer after swapping it to the requant pipeline. Since the middle filter iterates over the complete ifmap the cleaning can take place implicitly while doing the filter iteration over the ifmap. Hence, no further special handling is needed.

Ifmap Buffer Unit

The ifmap buffer unit prepares the next iact values that should be provided to the PEs. The iact values are stored in Xilinx Ultra-RAM (URAM). The URAM bus size needs to be chosen as a multiple of 72-bit, however by utilizing both ports of the URAM the size expands to 144-bit. Since the size of the bus to the PE array supports 64 filter values and therefore has a size of 512-bit (without the additional 64-bit in the form of the bitvector), to provide a sufficient number of values per cycle to the PE array the ifmap buffer bus size was chosen as 144*4=576-bit. This enables the ifmap buffer to prepare one set of iact values per cycle. Since only 512-bit are required the remaining 64-bit are not utilized. Theoretically, the remaining 64-bit could be used to store the bitvectors such that they wouldn't need to be computed on the fly. This was not done since the bitvector computation is required anyhow for the weight values and the bus size is very specific to the technology of URAM.

Psums Buffer Unit

The psums buffer unit, like the ifmap buffer unit, is controlled by the parent control module. It works only during the WAITING phase of the control unit. It performs the following functions: Initially, the psums from the previous processing cycle are requested by the control unit from the PE array. Next, the PE array transfers the psums of the PEs to a temporary buffer of the psums unit. Following that, the content of the buffer is written to the BRAM memory that is utilized by the psums buffer unit. Next, the values that need to be swapped into the PEs are read from the psums memory and are stored in a temporary output buffer. This buffer is subsequently written to the PE array by the parent control module.

The data width of the BRAM memory is determined such that all required psum values for the next cycle have the same address. Therefore, since there are a number of PEs per column (PE_COLUMNS), a number of PEs per row (PE_ROWS) and the accumulation size per PE is fixed with 24-bit, the data width of the memory (MEM_DIN) is equivalent to:

$$MEM_DIN = PE_COLUMNS * PE_ROWS * 24b$$
 (4.3)

Since the psums memory needs to hold all ofmaps that are currently computed and one ofmap is computed per PE array row, the BRAM has a total size of:

$$MEM_SIZE = PE_ROWS * OFMAP_HEIGHT * OFMAP_WIDTH * 24b$$
 (4.4)

Currently, the psums are not written and read over the bus. This should be done in an improved version of the accelerator.

4.4 Bitvec Generation Unit

Values (i.e. both weights and iacts) that are to be broadcast to the PE array must first pass through the bitvec generation unit. In this module non-zero values are marked with a '1' and zero values are denoted with a '0'. Since the values are in a quantized format that utilizes a zero point to correctly depict a zero, the zero point of the current values must be compared with the actual value.




Figure 4.8: Bitvector generation unit, with the zero point for the input values being 42.

Importantly, this zero point varies for weights and the ifmap. However, the zero point of the weights is always zero in the atrous layers of the Deeplabv3 architecture. Figure 4.8 shows an example generation of a bitvec. The module receives input values that are compared with the actual zero point resulting in the bitvec as shown.

Once the bitvec has been computed it is broadcast together with the values over the bus to the PEs. The bitvecs are generated on the fly and are not stored together with the other values, because the overhead from the bitvec generation is insignificantly small in similar accelerators and less memory for storage is required [5]. This is further supported by the resource utilization and power results shown in Chapter 5.

4.5 Processing Element

Each PE consists of three units that together form the PE pipeline. Figure 4.9 shows the slightly simplified PE architecture. When new values are received by the PE over the bus (this is recognized by a high on the *new_ifmaps* signal) the fetch unit starts computing indices of valid multiplications (i.e. multiplications where no participant is zero) and outputs the computed indices to the multiplication unit. In the multiplication unit the weights and iacts values for the multiplications are read from the RF (as indicated by the index from the fetch unit) and multiplied. The resulting value is subsequently sent to the accumulation unit, where it is accumulated until written back to the psums memory of the control unit. This operation procedure allows the PE to skip ineffectual operations. The PE design is heavily inspired by [5]. However, since in [5] a different dataflow is used and not everything is described in complete detail, some adjustments have been made. Mainly the accumulation memory is much smaller since only two psum values are stored.




Figure 4.9: Simplified PE architecture, inspired by [5].

Fetch Unit

The fetch unit consists of a small RF where the received bitvecs of the iacts and weights are stored. Furthermore, there are two 16-bit comparison buffers where sub slices of the bitvecs are compared, such that non-zero multiplications are extracted.

The extraction of indices works as follows: a logical AND is applied to the registers in the comparison buffers and a priority encoder returns the first non-zero index. While this index is forwarded to the multiplication unit, the bitvectors in the comparison windows are shifted in

accordance with the extracted index. Consequently, the next indices are computed. Once all indices have been extracted, the PE outputs that it has finished the processing cycle and is ready for new values with a high on the *finished* signal.

The comparison window size of 16-bits is a trade-off since an increase in window size influences the required chip area and power consumption quadratically and limits the achievable clock speed. However, for high sparsity a small comparison window may fail to extract indices and therefore hamper theoretically achievable speed ups of the accelerator. A static size of 16 was chosen because it is comparable to similar architectures (e.g. 24-bit in SNAP [55]). However, by modifying the COMPARISON_BITVEC_WIDTH value in the source code different window sizes can be explored.

Multiplication Unit

The multiplication unit has a comparatively large RF where the 64 quantized iact and weight values are stored. This RF is updated if new values are received over the bus. When the module receives a valid index from the fetch unit the relevant values are extracted from the RF and are put into the multiplication pipeline. To yield a correctly accumulated quantized result in accordance with Eq. 2.9 the iact and weight value is subtracted by its corresponding zero point before multiplication takes place. Once computed, the result is extended to 24-bit and sent to the accumulation unit.

Accumulation Unit

The accumulation unit has access to two 24-bit accumulation registers. One of them is the active accumulation register where the current results from the multiplication unit are accumulated. The second register initially stores the results from the last processing cycle. However, during processing this register is read out by the control unit and replaced with a previously calculated psum value. This value will be used in the next processing cycle as the active accumulation register. Therefore, once all value have been accumulated in the current processing cycle (and the non-active register has been updated by the control unit) the non-active register becomes the active one and the active one becomes ready to be swapped out. Apart from the size of these two registers this is also how ZeNA operates [5].

4.6 Requantization Unit

Once a set of psums have been fully accumulated they are written out from the psums buffer unit to the requantization unit for requantization and final storage.

The requantization unit consists of the following components: two BRAM memories that are initialized with the scale $(scale_i)$ and shift $(shift_i)$ value needed for the requantization (S_{int32}) and n respectively from Eq. 2.10), a requantization pipeline where the requantization is realised, a BRAM for final storage of the 8-bit values and additional logic for writing the values from the finalized ofmaps to the UART unit.

The requantization pipeline processes as many values in parallel as are provided by the psums buffer unit in one cycle. Therefore, several values that are equivalent to the number of




Figure 4.10: The requantization pipeline. Circles denote operations, where \times is a multiplication, >> a right shift and R a round away from zero operation. The widths and datatypes of the registers in the pipeline are shown in the figure.

PEs are processed in parallel in the provided implementation. The requantization pipeline is shown in Figure 4.10. First, the values received are multiplied with their corresponding scale value $scale_i$ in digital signal processing units (DSPs). Since the scale value differs for each ofmap the scale values are stored in several 32-bit registers that are equivalent to the number of PE array rows. After passing through one pipeline register the result is shifted in accordance with the (again ofmap specific) $shift_i$ value. The resulting, shifted value is rounded away from zero, and yields an 8-bit quantized value. The rounding away from zero is done because other rounding operations may introduce accuracy loses as discussed in [47].

The $scale_i$ and $shift_i$ value arrays need to be updated with new values from BRAM during some point of processing on the PE arrays, since the ofmaps are only changed after the completed psums have been fully processed by the requantization unit. While it would be possible to have the requantization pipeline and the PE array process in parallel, this was not done since some additional control logic would be needed (since both the requantization and the PE array require the psums from the psums buffer). Furthermore, the cycles to perform requantization are insignificant with respect to the convolution operations performed in the PE array.

Since the UART unit requires 8-bit values for communicating over the UART interface the requantization unit loads values from the final ofmap BRAM and sends 8-bit values to the UART unit once instructed to do so over the *from_uart* signal.

Results and Discussion

This chapter discusses the results obtained for the accelerator in various configurations. The first section highlights how the results of the following sections were obtained.

5.1 Result Generation

The accelerator was coded in the VHSIC Hardware Description Language (VHDL)¹. The VHDL code was synthesized, placed & routed in Xilinx Vivado 2020.2. at 100Mhz on a Xilinx ZCU104 development board.

Parameters & Configuration

Since the accelerator does not utilize DRAM, the complete head network of DeepLabv3 could not be deployed on it. Rather, to obtain the results in this chapter, only part of the network was run on the FPGA. However, all the obtained results should directly translate to the complete network. Additionally, the implementation only supports processing and storing of one atrous convolution configuration at a time. After completing a computation, a new configuration needs to be programmed on the FPGA. However, extending this in the future should be straight forward.

As already discussed in Chapter 2 the original dimensions of one 3×3 atrous convolution layer in DeepLabv3 are (1024, 256, IFMAP_SIZE). All tests employed a quadratic IFMAP_SIZE of 33×33 - corresponding to an original input image with a width and height of 513-527 pixels. Furthermore, the number of ifmap channels and ofmap channels was reduced to 640 and 32, respectively. Therefore, the layer size that was deployed on the FPGA corresponds to (640, 32, 33×33). The original ASPP network from [51] was utilized, however

¹The code is available on github: [24] and in Appendix B of this thesis.

²This size was chosen because it is the default training size in [51].

Adjustable Parameters						
Name	Description	tested value range				
PE_COLUMNS	the number of PE	1, 3				
	columns					
PARALLEL_OFMS	the number of PE rows	1-32				
MAX_OFMS	the total number of ofms	1-32				
	to be computed					
DILATION_RATE	the atrous rate	1 (only with PE_COLUMNS=1),				
		3, 6, 12, 18				
IFMAP_SIZE	the width and height of	33				
	the ifmap					

Table 5.1: Parameters with which the accelerator can be compiled, the parameters can be set in the *core_pck.vhd* file.

only a subset of channels was used such that the smaller layer size could be achieved. This reduction is meant to enable benchmarking and show the theoretical capabilities of the developed accelerator. When utilizing DRAM for weight storage, the whole layer size would be supported.

The accelerator was compiled with various configurations. Table 5.1 gives an overview and short description of the adjustable parameters.

Software flow & data generation

To check the FPGA computations for correctness and export the filter and ifmap data to the FPGA some scripts where developed in the python programming language. The workflow to run the accelerator is shown in Figure 5.1.

The *deepLabv3main.py* script is adapted from [51]. The script prunes, quantizes the DeepLabv3 network and runs it. During execution the script extracts input ifmaps of the head network during the forward pass. Furthermore, the filter values and requantization parameters are extracted. These values are saved in the binary numpy files *iacts.npy*, *weights.npy* and *outputs.npy*.

Next, the *export_data.py* script can be invoked. While the *deepLabv3main.py* script returns binary files that are filled with data needed to run the complete head network, *export_data.py* can be used to extract a subset of the head network which can be run on the FPGA. Additionally, the script converts the exported subset of the head network into a format that can be used to initialize the BRAM-in unit during synthesis. Furthermore, the *export_data.py* script also calculates the requantization parameters according to Eq. 2.9 to export and later store them in BRAM. Last, the expected result is calculated and stored in the *result.data* file.

With the files generated by the *export_data.py* script Vivado can start synthesis, place & route and generate a bitstream to be uploaded to the FPGA. As soon as the bitstream is uploaded to the device, processing starts. Once processing finishes the FPGA writes its results out over UART. The output was captured with miniterm using the -raw keyword (this is important since otherwise not all transactions are recorded successfully). Once the complete output is received over UART, the output data (saved in the file *out.data*) needs to be post-processed. This is done in




Figure 5.1: Software tools

the *convert_to_result.py* script. In this script the *out.data* file gets read in and device information (like number of total clock cycles ...) gets exported to a numpy binary file (*utilization.npy*). Furthermore, the *result_fpga.data* file is created where the received output feature maps have been converted into the same format as in the *result.data* file. To check if the result received from the FPGA matches a unix-like *diff* off the two files can be done. All plots in the following sections were created with data from the *utilization.npy* file. Further elaborations on how the command line interfaces operate can be found in the README of [24] or in Appendix A.

Utilization

The utilization of one PE measures how much effective use is made of it. A low utilization indicates that the PE spends many idle cycles not computing multiplications and therefore might be wasting area and energy. The utilization of an accelerator therefore helps measure how efficiently it can process data. Hence, a high utilization is desirable.

The utilization of the individual PEs was measured with additional logic on the FPGA. Each PE was extended with one additional register that counts the number of valid multiplications that are performed inside the PE. Furthermore, there is a global register that counts the number of clock cycles since processing was started. After processing has finished all utilization count registers are written out over UART and are subsequently post-processed off-FPGA. The utilization u of one PE can be calculated as:

$$u = \frac{\#valid\ multiplications\ per\ PE}{\#total\ cycles} \tag{5.1}$$

The average utilization for all PEs is calculated by adding up the utilization of every PE and dividing the result by the total number of PEs.

5.2 Effect of Pruning on Accuracy




Figure 5.2: Accuracy vs amount of pruned weights in Conv2d layers of Deeplabv3. The weights are pruned for each layer according to the L1 norm. Mean IoU was evaluated on the PASCAL VOC 2012 (augmented) test dataset.

As already discussed in Chapter 2 pruning can be utilized to reduce the amount of valid weights. In order to modify the number of effective multiplications for the results presented in this chapter the pruning rate was varied. Pruning was applied to all convolution layers in the DeepLabv3 network. Figure 5.2 shows the mean IoU of DeepLabv3 vs a varying pruning rate without any retraining on the PASCAL VOC 2012 (augmented) test dataset. As can be seen in the figure, only pruning a low amount of weights results in a very small decrease (or even a slight increase) in the mean IoU accuracy metric. However, at larger pruning rates networks accuracy starts to deteriorate heavily.

5.3 Results & Discussion of the Runtime

This section discusses the obtained results concerning the runtime and utilization of the accelerator. First, scaling of the number of PEs is discussed.

Next, the two main factors that reduce the utilization of the PEs in the accelerator (also influenced by the scaling) are discussed. These factors are PE work imbalance and sparsity of the weights and iacts. Last, the performance of the accelerator in processing atrous convolution is evaluated. All figures shown in this section were generated with an atrous rate of 6 if not noted otherwise.

Scaling the number of PEs

Different number of PEs were synthesized by increasing the number of ofmap channels that were computed in parallel (i.e. increasing PARALLEL_OFMS), while keeping the number of PE_COLUMNS at three. The only exception in the presented figures in this chapter (if not otherwise noted) is the datapoint at one PE, here only a single PE is used by setting both PARALLEL_OFMS and PE_COLUMNS to one. As discussed in the previous section the PE_COLUMNS correspond to the amount of columns and PARALLEL_OFMS to the number of rows in the PE array. Hence, the total number of PEs equals the PE_COLUMNS times the PARALLEL_OFMS.

The reasoning for increasing the parallelly processed ofmaps instead of the number of columns is twofold. First, if the number of PE_COLUMNS does not fully divide I-rate some of the PEs are idle when processing on the edges of the ifmap since all PEs process iact values in the same spatial ifmap region. While an advanced version of the accelerator could be able to cope with this, the current implementation would have to supply the PEs processing outside of the valid ifmap region padded zeros. This restricts the value of PE_COLUMNS that were explored to one and three, since otherwise the PE utilization would decrease for at least one of the atrous rates r=(6,12,18) present in the head network. Possible optimizations to further scale the number of columns without requiring padding are discussed in Chapter 6.

Furthermore, ifmaps must be supplied to the PEs much more frequently than weights, since weights are only updated once they have been convolved with all their relevant iact values. Since PEs are provided with new iacts once all PEs have finished the previous processing cycle, each PE column receives values from the bus one clock cycle after another. Statistically, this results in the last PE column that receives new values to process longer and hence delay the start of the next processing cycle. The impact of this delay can for example be clearly seen in Figure

5.3 in the *eff_mul:* 1.00 data line. Here, the first datapoint where only one PE processes has a utilization of 96.94%; however, the utilization drops by almost 3% down to 94.08% once the PE columns are expanded to three.




Figure 5.3: Average PE Utilization as a function of the number of PEs for different numbers of effective multiplications. The amount of effective multiplications was varied by adjusting the amount of weights pruned and using different ifmaps. The first datapoint (at one PE) was generated with PE_COLUMNS and PARALLEL_OFMS set to one. All other datapoints were generated by setting PE_COLUMNS to three and varying PARALLEL_OFMS.

This drop in utilization is as large as expected. Two setup clock cycles are required as a minimum³ between a PE reporting it has finished processing and being able to start processing on newly received values. Therefore, the utilization for one single PE in the dense case is $\frac{64}{64+2} = 96.96\%$ in each processing cycle. When expanded to three columns the additional two

³For very few valid multiplicatons the number of clock cycles is larger, this is discussed later.




Figure 5.4: The utilization for the accelerator with three PE columns vs. one PE column. It can be clearly seen that the utilization for the one column case is superior. The ifmap and filter values utilized to generate the plot contain around 56% and 50% zeros respectively. The different datapoints were generated by varying PARALLEL_OFMS and keeping the PE_COLUMNS constant at one and three respectively.

cycles $\frac{64}{64+2+2} = 94.11\%$ introduce the drop by $3\%^4$.

Possibilities to address the drop in performance both due to the static minimum of two cycles between processing cycles and the drop due to multiple PE columns, both impacting convolution operations with less valid multiplications even more severely, are discussed in Chapter 6.

Because of the above arguments it would be indicated, that utilizing one PE column further improves utilization. While this is the case as can be seen in Figure 5.4, the drawback of computing more ofmap channels in parallel is that the psums buffer needs to be larger, since each currently accumulated ofmap channel needs to be stored in this buffer. As discussed in Chapter 4.3 the psums buffer needs to be expanded by $33 \times 33 \times 24$ -bit (for the concrete ifmap size) per additional ofmap channel (i.e. 26kb per added ofmap channel). Accordingly, while the psums buffer size grows linearly with the number of ofmap channels it can be reduced by a factor of the number of PE columns. Hence, it was decided to utilize three PE columns to scale

⁴It has to be noted that the calculated utilization does not match exactly with the measured one because of two reasons: First, writing new weights also take cycles that delay further processing, however this happens rarely. Therefore, impacts on the utilization are small. Second, the calculation does not consider that no processing takes place while the psums are written to the requantization pipeline as discussed in Chapter 4.6. Both effects are negligible in comparison to the number of cycles lost due to iacts being written to the PEs. Scaling the accelerator to its intended size will only further decrease the impact of both effects.

the accelerator.

PE work imbalance

PE work imbalance arises because of different iacts and weight values being processed in different PEs. These exhibit differing sparsity rates and therefore result in different execution times for individual PEs. Since the PEs must wait for the slowest PE before receiving the next values, a larger number of PEs decreases the utilization. This can be clearly seen in all figures that plot utilization vs. the number of PEs e.g. in Figure 5.3.





Figure 5.5: Number of non-zero weights in 1×1 filter slices (64 values per slice) that get communicated over the bus. 50% off the weights were pruned.

Interestingly, the number of PEs correlates with the drop in performance logarithmically. This is the case because the number of zero weights follows a normal distribution throughout the 1×1 filter slices received by the PEs. This normal distribution can be seen in Figure 5.5, showing the number of valid weights per filter slice for a specific amount of pruned weights. Furthermore, the number of zeros in the iacts also loosely follows a normal distribution.

To alleviate the problem that the slices provided to different PEs contain differing numbers of non-zero weights, techniques like work stealing and reordering of the weights have been proposed in [5].

In this thesis reordering of the weights was attempted by simply reordering the processing of the ofmap channels. This was attempted because the number of zeros varies significantly between ofmap channels as can be seen in Figure 5.6 (the reordered vs. non-reordered filter are shown). However, only slight improvements (around 1% for 12 PEs) over the non-reorder weights could be obtained.






Figure 5.6: Number of non-zero weights in 1×1 filters that get communicated over the bus. 60% off the weights were prunned. The left figure shows the slices before reordering, the right one after reordering.

Effect of sparsity on utilization

While sparsity leads to PE work imbalance, sparsity also has another direct effect on the execution time of each individual PE. There are two main effects that can be observed and decrease the utilization of each PE (and hence also the whole accelerator) for high sparsity. These effects also directly increase the PE work imbalance since PEs processing very sparse values are further delayed.




Figure 5.7: Utilization vs. effective multiplications for 96 PEs. The effective multiplications were varied by supplying different ifmaps and varying the pruning rate of the weights.

First, as already discussed, the current implementation has at least two cycles between a PE signalling it has finished processing and starting processing anew with the next values. Since the number of valid multiplications drops with increased sparsity, the impact of the static cycles increases. E.g. for executions where only 10% of multiplications are valid, assuming the PEs can extract one valid multiplication each cycle, the utilization is reduced to only 74% through this effect alone. More so, this effect increases for very high sparsity since the control unit cannot provide the next values fast enough, hence the number of dead cycles increases, further hampering utilization.

Additionally, since the fetch unit in the PEs only has a lookahead distance of 16 the likelihood of not extracting a valid multiplication (and hence an additional dead cycle) rises with an increase in sparsity. The impact of the different effects on the accelerator can be clearly seen in Figure 5.7. In the first part of the figure only a small drop in the utilization can be observed due to the increasing impact of the static cycles. Only later the other two utilization hampering effects (more cycles than two needed to provide values and lookahead) start having a large impact. All the effects are magnified by the scaling of the accelerator and the hence larger varying runtime of individual PEs.

As can be seen in Figure 5.3 the scaling of the number of PEs has a similar effect on different numbers of effective multiplications, implying that scaling the accelerator works sufficiently well and the accelerator is currently mostly limited by effects due to the sparsity. This can be expected, since without the effects due to the sparsity, the utilization drop due to the scaling is limited by the largest difference in values that need to be processed by each PE.

Efficient processing of atrous convolution

Figure 5.8 compares the number of cycles required for different implementation approaches to compute the result of an atrous layer with differing rates. To compare the numbers to the implementation presented in this thesis it was assumed that 96 PEs can be fed with one multiplication per cycle (i.e. the total number of multiplications needed for each approach were divided by 96). The figure only shows the resulting multiplication operations for one specific input image. However, this result should generalize well for other input images with a similar number of zeros. In this case 23% of the multiplications were valid.

The left most bar shows the number of multiplications in a naive implementation where the padded kernel is convolved with the padded ifmap channels and no multiplications are skipped. As can be seen this approach performs poorly and suffers from high atrous rates. The next bar shows an approach where the kernel padding is handled efficiently. This results in a significant drop in required cycles. Additionally, the same performance for all atrous rates is achieved. In [2] such an approach was pursued. The third bar shows an implementation where the kernel and ifmap padding is handled efficiently. This is for example done by [1] and [3]. Through this a further drop in cycles is incurred and large atrous rates require fewer cycles to be processed, coming closer to the ideal case. Furthermore, the red bar shows the number of cycles obtained in this thesis through skipping zeros as described in previous chapters. The last bar shows the ideal case, where every multiplication with zero is skipped and 96 multiplications are executed every cycle.




Figure 5.8: Multiplications for 96 PEs with PE_Columns = 3. The graph has been generated for one ifmap with one set of filters while varying the atrous rate. Around 23% of the multiplications are non-zero to highlight the improved performance of the developed accelerator in the presence of moderate sparsity. Similar figures can be generated for other sparsity rates, however the number of cycles required by the implementation presented in this thesis over the ideal case can also be inferred from the utilization (e.g. reported in Figure 5.3).

It can be observed that the accelerator presented here can leverage the reduced number of operation due to the padding. However, there is still a significant gap between the ideal number of multiplications and the number of multiplications performed by the accelerator. This difference can be explained by the utilization that dictates the size of the gap between the ideal case and the accelerator.

Importantly, since one of the goals of this thesis was to implement an accelerator that performs well for different atrous rates, Figure 5.9 shows that the utilization for different rates stays essentially the same, even when varying the number of PEs. This result is expected since an increased rate only decreases the overall runtime and has little effect on the utilization. The only significant outlier is the case for the large atrous rate 18. However, this outlier can be explained by the fact that the valid ifmap region is reduced quadratically with an increase in atrous rate. Therefore, the distribution of filter weights over the bus also has a quadratically increasing effect on the accelerator utilization. Whereas this effect can be clearly seen in Figure 5.9 it will have a much lower effect on an accelerator processing the complete head network, since weights will be updated much more rarely.

5.4 FPGA Power and Resource Utilization Results

When implementing the accelerator with 96 PEs in Xilinx Vivado 2020.2. on the ZCU104 development board the total consumed power corresponded to 2.329 Watt (1.723-Watt dynamic




Figure 5.9: Utilization of different atrous rates vs. the number of PEs

and 0.606-Watt static). A further split down of power usage is give in Figure 5.10.




Figure 5.10: Power break down. Generated in Vivado 2020.2.

The only difference to an accelerator running the complete head network should be an increase in power consumption due to an increased URAM and additional consumption due to the DRAM. Since in the current version 33% of the URAM resources are utilized the presented power consumption should be very indicative for an accelerator running the complete head network (except the DRAM).

Table 5.2 breaks the dynamic power down on a per-entity basis. In addition, the resources utilized by the entities are reported.

Module	dynamic Power	LUTs	FF	BRAM	URAM	DSPs
Тор	1.723W	122678	106407	257.5	32	193
PE array	0.781 W	89116	96256	0	0	0
PE ¹	0.006 - 0.01 W	~ 928	~ 1002	0	0	0
Fetch Unit	$0.001\mathrm{W}$	$\bar{0}^{2}$	200	0	0	0
Multiplication Unit	0.002 W	5	~ 753	0	0	0
Accumulation Unit	<0.001 W	40	49	0	0	0
Leaf Cells	0.007 W	-	-	-	-	-
Bram-in Unit	0.346 W	3031	635	214.5	0	0
Control Unit	0.318 W	5463	6833	32	32	1
Requant Unit	0.073 W	1896	2543	11	0	192
Uart Unit	0.001 W	104	106	0	0	0
Bitvec Unit	<0.001 W	0	1	0	0	0
Clock	0.101 W	-	-	-	-	-
Others	0.103 W	23068	33	-	-	-

¹ Resource usage of the individual PEs differs.

Table 5.2: Per entity power and resource break-down.

5.5 Comparison with [2]

Since the accelerator from [2] is also applied to ASPP it seems natural to compare the accelerator proposed in this thesis and the one proposed in [2]. Sestito et.al. report that their accelerator can process an ifmap of size 200×200 with 32 channels and four atrous rates (6,12,18,24) in 0.25ms at a frequency of 181Mhz [2]. The runtime of the accelerator presented in this thesis on the network utilized by [2] can be estimated with Eqs. 5.2, 5.3 and 5.4, assuming that the ifmaps are dense and 100% utilization is achieved⁵:

$$totalMults_{rate} = 32 * ((200 - rate)^{2} * 4 + (200 - rate) * 200 * 4 + 200^{2})$$
 (5.2)

$$totalMults = \sum_{rate=6,12,18,24} totalMults_{rate}$$
 (5.3)

 $^{^2}$ The number of LUTs of the individual PEs does not add up in Vivado 2020.2. It seems likely that the fetch unit should use way more LUTs. This is supported by the fact that Vivado reports a usage of \sim 67 CLBs for the fetch unit (each supporting 8 LUTs and 16 FFs).

⁵As discussed previously this is unrealistic for the current accelerator, however with some changes proposed in Chapter 6 coming very close to 100% utilization in the dense case is realistic.

$$time = \frac{totalMults}{PEs * frequency}$$
 (5.4)

Plugging in 96 PEs at a frequency of 100Mhz yields a runtime of 4.334 ms. This runtime is $\times 17$ worse that the one reported in [2]. There are a couple of reasons for the worse runtime of the presented accelerator: First, the presented accelerator was designed for smaller ifmap sizes, hence the atrous rates have a larger effect on the result. When the IFMAP_SIZE is reduced to the one investigated in this thesis (33 \times 33) the speedup of [2] is reduced to $\times 10$. Second, the frequency of the presented accelerator was not tuned at all. Third, as apparent in Chapter 5.4 the available on-chip resources of the ZCU104 have not yet been depleted, hence more PEs could be deployed. Last, the effect of sparsity has not been considered.

However, while the accelerator presented in this thesis could probably be made competitive (from a runtime perspective) with [2] through techniques listed above, this comes at a much higher resource usage. This performance difference comes from the fact that [2] utilizes a total of 1152 MAC-units in parallel with little additional overhead. While the here presented accelerator could be scaled a little further, it appears that the overhead introduced due to dynamic sparsity is only worth it in very high sparsity scenarios. Chapter 6.4 discusses how the PEs could be adapted to incorporate multiple MAC units at the cost of removing the dynamic sparsity feature from the accelerator.

Future Improvements

There are various improvements that can be made to the accelerator presented in this thesis. Some important ones are presented in this chapter. Figure 6.1 shows an adapted architecture of the current accelerator, where suggestions presented in this chapter have been included.




Figure 6.1: Possible complete architecture. Green parts can be used from the current accelerator with minimal changes. Blue modules will need some larger changes.

6.1 Improving Utilization

As discussed in Chapter 5 the average utilization of the PEs dictates the accelerator performance. As already discussed, there are two major reasons for reduced utilization, work imbalance (due

to differing sparsity per PE) and the sparsity itself. This section looks at possibilities to reduce the impact of both.

Work imbalance

First, the work imbalance between PEs can be simplified into an imbalance introduced by varying weight and iact sparsity as done in [5]. The authors in [5] propose to solve each of these problems individually. The imbalance introduced by the weights is reduced by reordering the filters such that each row in the PE accelerator processes a filter slice with a similar number of non-zero activations. In the current state of the accelerator only reordering of the output feature maps is possible. This only increases the utilization marginally as shown in Chapter 5.

However, a more sophisticated filter reordering would be possible. For example, the number of parallelly computed ofmaps could be increased while keeping the number of PE rows the same. Each time weights are communicated to the PEs, filter slices from ofmaps with a similar number of zeros could be scheduled (e.g. instead of 32 parallel ofmaps 64 parallel ofmaps are computed on 32 PE rows, filter slices with a similar number of zeros are communicated together). This would introduce additional complexity, since it would require filter scheduling (currently all the next filters are sent to the PEs) and would require an increase psums memory. While the filter rearranging could happen offline, the state unit would need to inform the psums memory of the current ofmaps to process.

Second, since the iacts also exhibit differing sparsity rates (which in contrast to the filters are not known at compile time), [5] proposes iact stealing between PEs that process the same kernels. This could be added to the accelerator, however since each PE must execute only 64 multiplications at most, it might first be necessary to increase this to yield a real benefit. This could be done in multiple ways.

One possibility would be to increase the number of filters stored per PE. If n filters of the same ifmap channels are chosen (i.e. at the same depth) no additional facts are needed to compute n psum values. This would increase the average number of multiplications and therefore also the average runtime of each processing cycle by n.

This could be realized in two ways: The additional filters would either need to be part of the currently computed ofmap channels or compute a different ofmap channel. While computing a different ofmap would be easier to incorporate it would come with the requirement of upscaling the psums memory appropriately. The other alternative, namely utilizing multiple filters from the same depth, would in practice mean that multiple spatial 1×1 filters of the same 3×3 filter need to be processed. This can be done with only small additional overhead if the ifmaps are reordered as done in [4].

Alternatively, the RF in the PEs could just be increased in the facts and filter dimension.

While the solutions proposed above will not completely negate imbalances they could probably increase the accelerator performance in practice. Of course, this comes with the trade-off of additional on-chip logic.

Iact stealing would also enable the accelerator to more efficiently utilize a number of PE columns that does not fully divide I-rate. PEs that would be idle due to processing iact values outside of the current ifmap area could assist other PEs by stealing iacts and do processing for them.

Dead cycles between PE processing steps

As already discussed in Chapter 5 there are a minimum of two dead cycles between a PE finishing processing and starting processing on new values. Furthermore, the number of cycles without any work done in the PEs increases even more if more than one column is used. Additionally, if PEs finish processing really fast the control unit cannot even provide new values in two cycles.

An increase in multiplications per PE would directly help with reducing the impact of the dead cycles. Furthermore, double buffering of the iacts, such that new iacts can be preloaded and do not need to be communicated only once all PEs have finished, could further help improve the utilization significantly. While these two extension would potentially be enough to eliminate the decrease in performance due to dead waiting cycles the control unit could be further enhanced to preload the next psums and iacts faster. The current implementation is unnecessarily wasteful in this regard. Improvements in this area alone would help increase the accelerator performance tremendously.

Last, the trade-off of the lookahead in the PEs (see Chapter 4.5) should be further investigated.

6.2 Increasing number of PEs

The scalability of an accelerator is one of its most important characteristics since available hard-ware resources are steadily increasing. Chapter 5 already discusses how the number of PEs can be scaled naively by increasing the number of rows and columns. While the possible number of columns is limited in the current accelerator, incorporating iact stealing might make other configurations feasible.

Another way to increase the number of PEs per column, without iacts stealing, would be to not only unroll the loop in line 6, but also line 7 in Algorithm 4.1. This would come with the benefit of not requiring additional psums memory, while still increasing the number of PEs per column quadratically.

Furthermore, currently the psums are not communicated over the shared bus. If the accelerator were scaled to incorporate many more PEs, this should definitely be done in order to reduce resource usage.

As discussed in Chapter 5.5 the amount of PEs cannot be scaled easily enough to be competitive with other accelerators. While one possibility is to remove the dynamic sparsity aspect as discussed in Chapter 6.4, another one would be to further explore the implementation of the fetch unit. The resource usage of different implementations should be compared. If a better implementation than the current one can be found, further scaling would be possible.

6.3 Obtaining a full-fledged Accelerator

Currently, the accelerator only supports individual atrous layers from the head network. However, the accelerator can be extended to support the complete DeepLabv3 network. To do this

the accelerator needs to support the remaining operations of the head and ResNet-101 network. Additionally, this would necessitate some changes to the control and memory units.

Layer operations

Currently, the accelerator supports the convolution operation for 3×3 filters, with a variable atrous rate that can be divided by three. Atrous rate=1 and other rates that are not divided by three can only be used with the number of PE columns set to one. This is in part due to the memory layout currently utilized. Table 6.1 gives an overview of operations that are supported and operations that still would need to be implemented for an accelerator that supports the complete DeepLabv3 network.

Backbone (ResNet 101)									
Layer	kernel	stride	rate	supported					
Quantization	-	-	-	offline					
Conv2d	7×7	2	1	no					
Conv2d	3×3	2	1	no					
Conv2d	3×3	1	1	yes					
Conv2d	1×1	1	1	yes ¹					
BatchNorm2d	-	-	-	no					
ReLU	-	-	-	no					
skip connections	-	-	-	no					
MaxPool2d	3	2	1	no					
Head									
Layer	kernel	stride	rate	supported					
Conv2d	3×3	1	6, 12, 18	yes					
Conv2d	1×1	1	1	yes ¹					
BatchNorm2d	-	-	-	no					
ReLU	-	-	-	no					
AdaptiveAvgPool2d	-	-	-	no					
Dropout	-	-	-	no					
Requantization	-	-	-	yes					

 $^{^{1}}$ None 3×3 kernels only have support for one PE column in the array

Table 6.1: Operations

With some adaptions to the control and psums unit all 2D-convolution operations (Conv2d) can be supported and executed on the PE array. The remaining operations are far less compute intensive and specialized modules on the FPGA to perform them would require little resources. Alternatively, performing these operations on the processor side of the ZCU104 board would be feasible since they require orders of magnitude less compute power.

Furthermore, the batch normalization could be done with the already implemented requantization in tandem, with only changes to the offline computed requantization parameters.

Changes to the control unit

Currently, the control unit is implemented on the PL side of the FPGA. However, for easier further extensions and implementations of some layers in Table 6.1 it would be advantageous to utilize the PS side of the ZCU104 board. Additionally, since a more sophisticated memory management would be beneficial for the full-fledged accelerator (some aspects of this are discussed in the next section), an implementation of the control unit on the PS side would further ease development.

The current control unit can only fully manage a memory layout that supports atrous rates that are multiples of three. This should be changed in a future version of the accelerator for better generalizability.

Changes to the memory

As already stated multiple times, the current accelerator does not utilize DRAM and hence only a limited version of the head network can be run on it. In order to support the complete network DRAM will be needed. Currently, the complete output of one (reduced) layer is saved on chip, this will also be possible for a full-fledged accelerator on the ZCU104 board.

This is the case because the highest memory requirement occurs at the transition from the backbone to the head network. At this point the input layer has dimension (2048, 1280, IFMAP_SIZE × IFMAP_SIZE). Therefore, 17.842176 Mbit would be needed for the iact values and 11.15136 Mbit for the ofmap values. Together a total of 28.15 Mbits would be needed in on-chip memory. This leaves about 10 Mbits in on-chip memory for the storage of the psums. This is enough, since only 6.7 Mbits are required when computing all 256 ofmap channels of one atrous rate in parallel and the memory required for storage of other non-weight values (e.g. requantization) is very small. Concluding, the on-chip memory, if efficiently used, is enough to support storage of the complete current ifmap and ofmap. Therefore, no DRAM accesses to swap out ifmap values are required. Instead, they can be kept on chip until deprecated or outputted.

However, the weight values of the model will still need to be saved on DRAM. They will be fetched just-in-time from off-chip since they need a total of about 400 Mbits and therefore on-chip storage is infeasible. Every weight value will need to be read only once, resulting in a low number of DRAM accesses, that can only be further reduced by techniques as discussed in Chapter 2.4.

Last, because the dimensions of the ofmaps changes significantly throughout the network the accelerator needs to be able to deal with this. This implies that a more sophisticated psums and ifmap storing needs to be implemented than is currently present in the accelerator. This, again, would probably be easiest to implement with help of the PS-side of the ZCU104.

6.4 Removing Exploitation of Dynamic Sparsity

As discussed in Chapter 5.5 it appears that the overhead introduced by dynamic sparsity is often not justifiable. However, it also appears as if the presented dataflow performs very well and the decrease in runtime for smaller ifmap sizes is large. Hence, adaption of the PEs might yield

good results. This could be done by simply removing the fetch unit from the PE and utilizing many more multiplication-units (e.g. 32) per PE. The individual results would be added up in an adder tree and written to the accumulation unit. With this change the runtime of each PE is known a-priori, hence some changes to the control unit would also be necessitated. This would allow to scale the number of multiplication units easily. Further investigation of the trade-off between dynamic sparsity and efficient resource usage are needed.

CHAPTER

Conclusion

The problem stated in Chapter 3 has been solved: an atrous convolution accelerator supporting dynamic sparsity has been developed on the ZCU104 development board. As shown in Chapter 5, the accelerator can efficiently handle atrous convolution layers:

- The accelerator's utilization is minimally affected by varying the atrous rate.
- The ifmap and kernel padding are efficiently handled by the 1RS dataflow.
- The number of PEs in the accelerator can be scaled with some impact on utilization.
- Sparsity in the weights and iacts can be exploited.

Furthermore, quantization to 8-bits has also been implemented. Additionally, while the current accelerator does not support the complete DeepLabv3, the accelerator was designed with doing so in mind.

However, while the goals laid out for this thesis where attained, there still are some points where improvement is needed to yield a competitive ASPP accelerator. In order to do this the following improvements are needed and should be considered:

- Utilizing DRAM is paramount in order to support the full DeepLabv3.
- The current control unit is somewhat inefficient at low sparsity and should be improved.
- In general, the current accelerator could be improved tremendously with some changes to better handle sparsity, as discussed in Chapter 6.
- Currently, no direct evaluation of resource consumption compared to other accelerators
 has been performed, but a comparison with [2] suggests that the presented accelerator
 uses much more resources per PE than other FPGA based neural network accelerators.
 Accordingly, much fewer PEs can be deployed resulting in the need for very high sparsity
 rates to outperform an implementation that does not utilize dynamic sparsity. Hence, for

realistic weight and iacts sparsity rates it is not worthwhile to utilize zero skipping at least in the presented implementation on the ZCU104 FPGA platform.

The accelerator proposed here is, at least to the author's knowledge, the first to use the 1RS dataflow described in Chapter 4.2. While this dataflow has some limitations and requires more bandwidth than a traditional row-stationary dataflow, it has the advantage that it can easily handle atrous convolution and other convolution operations.

Overall, the implemented accelerator demonstrates the capabilities of the proposed architecture, but is still somewhat limited in scope.

Bibliography

- [1] D. Im, D. Han, S. Choi, S. Kang, and H.-J. Yoo, "Dt-cnn: Dilated and transposed convolution neural network accelerator for real-time image segmentation on mobile devices," in 2019 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2019, pp. 1–5.
- [2] C. Sestito, F. Spagnolo, P. Corsonello, and S. Perri, "An efficient convolution engine based on the à-trous spatial pyramid pooling," in 2020 IEEE 31st International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE, 2020, pp. 77–80
- [3] K.-W. Chang and T.-S. Chang, "Efficient accelerator for dilated and transposed convolution with decomposition," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2020, pp. 1–5.
- [4] W. Liu, J. Lin, and Z. Wang, "Usca: A unified systolic convolution array architecture for accelerating sparse neural network," in *2019 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2019, pp. 1–5.
- [5] D. Kim, J. Ahn, and S. Yoo, "Zena: Zero-aware neural network accelerator," *IEEE Design & Test*, vol. 35, no. 1, pp. 39–46, 2017.
- [6] A. Mayor, Gods and Robots: Myths, Machines, and Ancient Dreams of Technology. Princeton University Press, 2018.
- [7] M. Tegmark, Life 3.0. Penguin Books, 2018.
- [8] Y. Bengio, I. Goodfellow, and A. Courville, *Deep learning*. MIT press Massachusetts, USA:, 2017, vol. 1.
- [9] R. Szeliski, *Computer vision: algorithms and applications*. Springer Science & Business Media, 2010.
- [10] J. Haugeland, *Artificial intelligence: the very idea*, 8th ed., ser. A Bradford book. Cambridge, Mass. [u.a.]: MIT Pr., 2000.
- [11] D. E. Rumelhart, G. E. Hinton, and R. J. Williams, "Learning representations by back-propagating errors," *nature*, vol. 323, no. 6088, pp. 533–536, 1986.

- [12] A. Dosovitskiy, L. Beyer, A. Kolesnikov, D. Weissenborn, X. Zhai, T. Unterthiner, M. Dehghani, M. Minderer, G. Heigold, S. Gelly *et al.*, "An image is worth 16x16 words: Transformers for image recognition at scale," *arXiv preprint arXiv:2010.11929*, 2020.
- [13] S. Zheng, J. Lu, H. Zhao, X. Zhu, Z. Luo, Y. Wang, Y. Fu, J. Feng, T. Xiang, P. H. Torr *et al.*, "Rethinking semantic segmentation from a sequence-to-sequence perspective with transformers," *arXiv preprint arXiv:2012.15840*, 2020.
- [14] Z. Liu, Y. Lin, Y. Cao, H. Hu, Y. Wei, Z. Zhang, S. Lin, and B. Guo, "Swin transformer: Hierarchical vision transformer using shifted windows," 2021.
- [15] C. Li, T. Tang, G. Wang, J. Peng, B. Wang, X. Liang, and X. Chang, "Bossnas: Exploring hybrid cnn-transformers with block-wisely self-supervised neural architecture search," arXiv preprint arXiv:2103.12424, 2021.
- [16] L.-C. Chen, G. Papandreou, F. Schroff, and H. Adam, "Rethinking Atrous Convolution for Semantic Image Segmentation," *arXiv:1706.05587 [cs]*, Dec. 2017, arXiv: 1706.05587. [Online]. Available: http://arxiv.org/abs/1706.05587
- [17] V. Sze, Y.-H. Chen, T.-J. Yang, and J. S. Emer, "Efficient processing of deep neural networks: A tutorial and survey," *Proceedings of the IEEE*, vol. 105, no. 12, pp. 2295–2329, 2017.
- [18] K. Guo, S. Zeng, J. Yu, Y. Wang, and H. Yang, "A survey of fpga-based neural network accelerator," *arXiv preprint arXiv:1712.08934*, 2017.
- [19] S. Dave, R. Baghdadi, T. Nowatzki, S. Avancha, A. Shrivastava, and B. Li, "Hardware acceleration of sparse and irregular tensor computations of ml models: A survey and insights," *arXiv preprint arXiv:2007.00864*, 2020.
- [20] E. Nurvitadhi, G. Venkatesh, J. Sim, D. Marr, R. Huang, J. Ong Gee Hock, Y. T. Liew, K. Srivatsan, D. Moss, S. Subhaschandra et al., "Can fpgas beat gpus in accelerating next-generation deep neural networks?" in *Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, 2017, pp. 5–14.
- [21] Y.-H. Chen, T.-J. Yang, J. Emer, and V. Sze, "Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 9, no. 2, pp. 292–308, 2019.
- [22] "Zynq DPU v3.2, Product Guide," https://www.xilinx.com/support/documentation/ip_documentation/dpu/v3_2/pg338-dpu.pdf, accessed: 2021-05-05.
- [23] "Intel® FPGA Technology solutions for artificial intelligence (AI)," https://www.intel.com/content/www/us/en/artificial-intelligence/programmable/solutions.html, accessed: 2021-05-05.
- [24] "ASPP-accelerator," https://github.com/HyberionBrew/ASPP-accelerator, accessed: 2021-07-26.

- [25] W. S. McCulloch and W. Pitts, "A logical calculus of the ideas immanent in nervous activity," *The bulletin of mathematical biophysics*, vol. 5, no. 4, pp. 115–133, 1943.
- [26] "Drawing Neural Network with tikz," https://tex.stackexchange.com/questions/153957/drawing-neural-network-with-tikz, accessed: 2021-05-14.
- [27] F. H.-F. Leung, H.-K. Lam, S.-H. Ling, and P. K.-S. Tam, "Tuning of the structure and parameters of a neural network using an improved genetic algorithm," *IEEE Transactions on Neural networks*, vol. 14, no. 1, pp. 79–88, 2003.
- [28] D. O. Hebb, *The organization of behavior: A neuropsychological theory*. Psychology Press, 2005.
- [29] S. J. Russell and P. Norvig, *Artificial Intelligence: a modern approach*, 3rd ed. Pearson, 2009.
- [30] Y. LeCun, B. Boser, J. S. Denker, D. Henderson, R. E. Howard, W. Hubbard, and L. D. Jackel, "Backpropagation applied to handwritten zip code recognition," *Neural computation*, vol. 1, no. 4, pp. 541–551, 1989.
- [31] O. Russakovsky, J. Deng, H. Su, J. Krause, S. Satheesh, S. Ma, Z. Huang, A. Karpathy, A. Khosla, M. Bernstein *et al.*, "Imagenet large scale visual recognition challenge," *International journal of computer vision*, vol. 115, no. 3, pp. 211–252, 2015.
- [32] "Drawing Convolution with tikz," https://tex.stackexchange.com/questions/437007/drawing-a-convolution-with-tikz, accessed: 2021-05-14.
- [33] Y. Wei, H. Xiao, H. Shi, Z. Jie, J. Feng, and T. S. Huang, "Revisiting dilated convolution: A simple approach for weakly-and semi-supervised semantic segmentation," in *Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition*, 2018, pp. 7268–7277.
- [34] L. Zhou, C. Zhang, and M. Wu, "D-linknet: Linknet with pretrained encoder and dilated convolution for high resolution satellite imagery road extraction," in *Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition Workshops*, 2018, pp. 182– 186
- [35] X. Zhang, Y. Zou, and W. Shi, "Dilated convolution neural network with leakyrelu for environmental sound classification," in 2017 22nd International Conference on Digital Signal Processing (DSP). IEEE, 2017, pp. 1–5.
- [36] M. Everingham, L. Gool, C. K. Williams, J. Winn, and A. Zisserman, "The pascal visual object classes (voc) challenge," *Int. J. Comput. Vision*, vol. 88, no. 2, p. 303–338, Jun. 2010. [Online]. Available: https://doi.org/10.1007/s11263-009-0275-4
- [37] B. Fleischer, S. Shukla, M. Ziegler, J. Silberman, J. Oh, V. Srinivasan, J. Choi, S. Mueller, A. Agrawal, T. Babinsky *et al.*, "A scalable multi-teraops deep learning processor core for ai trainina and inference," in *2018 IEEE Symposium on VLSI Circuits*. IEEE, 2018, pp. 35–36.

- [38] C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, "Optimizing fpga-based accelerator design for deep convolutional neural networks," in *Proceedings of the 2015 ACM/SIGDA international symposium on field-programmable gate arrays*, 2015, pp. 161–170.
- [39] D. Wu, Y. Zhang, X. Jia, L. Tian, T. Li, L. Sui, D. Xie, and Y. Shan, "A high-performance cnn processor based on fpga for mobilenets," in *2019 29th International Conference on Field Programmable Logic and Applications (FPL)*. IEEE, 2019, pp. 136–143.
- [40] J.-F. Zhang, C.-E. Lee, C. Liu, Y. S. Shao, S. W. Keckler, and Z. Zhang, "Snap: A 1.67—21.55 tops/w sparse neural acceleration processor for unstructured sparse deep neural network inference in 16nm cmos," in 2019 Symposium on VLSI Circuits. IEEE, 2019, pp. C306–C307.
- [41] S. Han, H. Mao, and W. J. Dally, "Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding," *arXiv preprint arXiv:1510.00149*, 2015.
- [42] Y. LeCun, J. S. Denker, and S. A. Solla, "Optimal brain damage," in *Advances in neural information processing systems*, 1990, pp. 598–605.
- [43] J. Liu, S. Tripathi, U. Kurup, and M. Shah, "Pruning algorithms to accelerate convolutional neural networks for edge applications: A survey," *arXiv preprint arXiv:2005.04275*, 2020.
- [44] "L1Unstructured–Pytorch," https://pytorch.org/docs/stable/generated/torch.nn.utils.prune. L1Unstructured.html, accessed: 2021-05-14.
- [45] D. Kalamkar, D. Mudigere, N. Mellempudi, D. Das, K. Banerjee, S. Avancha, D. T. Vooturi, N. Jammalamadaka, J. Huang, H. Yuen, J. Yang, J. Park, A. Heinecke, E. Georganas, S. Srinivasan, A. Kundu, M. Smelyanskiy, B. Kaul, and P. Dubey, "A study of bfloat16 for deep learning training," 2019.
- [46] D. Lin, S. Talathi, and S. Annapureddy, "Fixed point quantization of deep convolutional networks," in *International conference on machine learning*. PMLR, 2016, pp. 2849– 2858.
- [47] B. Jacob, S. Kligys, B. Chen, M. Zhu, M. Tang, A. Howard, H. Adam, and D. Kalenichenko, "Quantization and training of neural networks for efficient integerarithmetic-only inference," 2017.
- [48] M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, "Xnor-net: Imagenet classification using binary convolutional neural networks," in *European conference on computer vision*. Springer, 2016, pp. 525–542.
- [49] "Quantization–Pytorch," https://pytorch.org/docs/stable/quantization.html, accessed: 2021-05-14.
- [50] "Mixed-Precision Programming with CUDA 8," https://developer.nvidia.com/blog/mixed-precision-programming-cuda-8/, accessed: 2021-06-22.

- [51] "Pytorch Deeplabv3+ implementation," https://github.com/VainF/DeepLabV3Plus-Pytorch, accessed: 2021-05-26.
- [52] "ZCU104 Evaluation Board–User Guide," https://www.xilinx.com/support/documentation/boards_and_kits/zcu104/ug1267-zcu104-eval-bd.pdf, accessed: 2021-05-14
- [53] I. Kuon, R. Tessier, and J. Rose, "Fpga architecture: Survey and challenges," *Found. Trends Electron. Des. Autom.*, vol. 2, no. 2, p. 135–253, Feb. 2008. [Online]. Available: https://doi.org/10.1561/1000000005
- [54] "Zynq UltraScale+ MPSoC Data Sheet:Overview," https://www.xilinx.com/support/documentation/data_sheets/ds891-zynq-ultrascale-plus-overview.pdf, accessed: 2021-05-14.
- [55] J.-F. Zhang, C.-E. Lee, C. Liu, Y. S. Shao, S. W. Keckler, and Z. Zhang, "Snap: An efficient sparse neural acceleration processor for unstructured sparse deep [-1pt] neural network inference," *IEEE Journal of Solid-State Circuits*, 2020.

List of Abbreviations

AI Artificial Intelligence

ANN Artificial neural network

CNN Convolutional neural network

FPGA Field programmable gate array

DRAM Dynamic random-access memory

BRAM Block random-access memory

ZeNA Zero-aware neural network accelerator

VHDL Very High Speed Integrated Circuit Hardware Description Language

PE Processing Element

RF Register file

PL Programmable logic

PS Processing Subsystem

psum Partial sum

ifmap Input feature map

ofmap Output feature map

iact Input activation

APPENDIX A

README

A.1 Running the accelerator

First the modified model of DeepLabv3 needs to be run in order to extract ifmap inputs, filters and ofmaps of the ASPP layer. This is done by executing the deepLabv3main.py script in the deeplabv3 directory.

The script is based on [1]. In order to run the script some setup is needed as described in [1]. Once the setup is completed for the Pascal VOC trainaug dataset the modified script can be run as follows:

```
$ python deepLabv3main.py -model deeplabv3_resnet101 -crop_val
-ckpt model/best_deeplabv3_resnet101_voc_os16.pth -year 2012_aug
-batch_size 16 -extract_values
```

This will run the model and will create some files in the local data folder. One of each file type (input, output, weights) needs to be placed in the scripts folder and needs to be renamed to input_prunned.npy, outputs_prunned.npy and weights_prunned.npy.

Next the export_data.py script can be executed. The calling interface looks as follows: \$ export_data.py [IFMAP_DEPTH/64] [PARALLEL_OFMS] [OFMS] [RATE] [REORDERED]

Importantly, the ifmap depth will be multiplied by 64. An example call with 640 ifmap channels, 32 parallel ofmap channels, 32 ofmap channels, an atrous rate of 6 and no re-ordering of the ofmap channels:

```
$ python export_data.py 10 32 32 6 false
```

Next, the provided source files need to be synthesis & implemented in Vivado 2021.2. For this it is necessary to create an UART and clock from the design libraries (both at 100Mhz). Once the bitstream is created it can be uploaded to the FPGA.

In order to catch the output of the FPGA over UART miniterm [2] can be utilized:

```
$ sudo miniterm -raw [port] | tee output.data
```

The resulting output file output.data needs to be post-processed by the convert_to_result.py script:

\$ python convert_to_result.py output.data [IFMAP_DEPTH/64] [PARALLEL_OF
[OFMS] [PE_COLUMNS] [REORDERED]

This yields a ...-processed.data file which contains the transformed outputs. This file should be equivalent to the results file yielded by running the export_data.py script.

- [1] https://github.com/VainF/DeepLabV3Plus-Pytorch
- [2] https://pyserial.readthedocs.io/en/latest/tools.html

APPENDIX B

Source Code

B.1 VHDL

core_pck.vhd

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
  USE ieee.numeric_std.ALL;
 PACKAGE core_pck IS
5
    CONSTANT FILTER_DEPTH : NATURAL := 1;
7
    CONSTANT PARALLEL_OFMS : NATURAL := 1;
     CONSTANT MAX_OFMS : NATURAL := 1;
8
     CONSTANT PE_COLUMNS : NATURAL := 3;
9
     CONSTANT OFM_REQUANT : NATURAL := 66;
10
     CONSTANT IFMAP_ZERO_CONSTANT : NATURAL := 24;
11
     CONSTANT DATA_WIDTH : NATURAL := 8;
12
     CONSTANT FILTER_PER_PE : NATURAL := 64;
13
     CONSTANT BUSSIZE : NATURAL := FILTER_PER_PE * DATA_WIDTH +
     → FILTER_PER_PE; -- data +bitvec + ifmap zero offset + Ifmap_zero
     CONSTANT MAX_RATE : NATURAL := 1;
15
     CONSTANT ACC_DATA_WIDTH : NATURAL := 24;
16
     CONSTANT EXEC_COUNTER_WIDTH : NATURAL := 32;
17
18
     CONSTANT IFMAP_SIZE : NATURAL := 33;
19
     CONSTANT DILATION_RATE : NATURAL := 6;
20
22 END PACKAGE;
```

project_top.vhd

```
2 -- Company:
3 -- Engineer: Fabian Kresse
   -- Create Date: 03/17/2021 12:21:08 PM
5
  -- Design Name:
6
  -- Module Name: project_top - Behavioral
7
  -- Project Name:
  -- Target Devices:
9
10 -- Tool Versions:
  -- Description:
11
12
13
  -- Dependencies:
14
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18
19
20
  LIBRARY IEEE;
21 USE IEEE.STD_LOGIC_1164.ALL;
22 USE work.core_pck.ALL;
23
24 ENTITY project_top IS
    PORT (
25
      clk_in1_p : IN STD_LOGIC;
26
      clk_in1_n : IN STD_LOGIC;
27
28
      rx : IN STD_LOGIC;
      tx : OUT STD_LOGIC
29
30
    );
31 END project_top;
32
33 ARCHITECTURE Behavioral OF project_top IS
   COMPONENT clk_wiz_0
34
      PORT (
35
         clk_out1 : OUT STD_LOGIC;
36
         reset : IN STD_LOGIC;
37
         locked : OUT STD_LOGIC;
38
         clk_in1_p : IN STD_LOGIC;
39
         clk_in1_n : IN STD_LOGIC
40
41
      );
     END COMPONENT;
42
     SIGNAL clk, clk_out, reset, locked : STD_LOGIC;
43
     CONSTANT reset_top : STD_LOGIC := '1';
44
45 BEGIN
    CLOCK_100MHZ : clk_wiz_0
```

```
PORT MAP (
48
       clk_out1 => clk_out,
49
       reset => NOT(reset_top),
50
51
       locked => locked,
52
       clk_in1_p => clk_in1_p,
       clk_in1_n => clk_in1_n
53
     );
54
55
     pro top i : ENTITY work.top
56
       GENERIC MAP (
57
         PARALLEL_OFMS => PARALLEL_OFMS,
58
         MAX_OFMS => MAX_OFMS,
59
         FILTER_DEPTH => FILTER_DEPTH,
60
         FILTER_VALUES => FILTER_PER_PE,
61
62
         MAX_RATE => MAX_RATE,
63
         PE_COLUMNS => PE_COLUMNS,
         OFM_REQUANT => OFM_REQUANT
64
       )
65
       PORT MAP (
66
67
         reset => reset_top AND locked,
         clk => clk_out,
68
         rx => rx,
69
         tx => tx
70
71
       );
72 END Behavioral;
   top.vhd
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
  USE ieee.numeric_std.ALL;
4 USE ieee.std_logic_misc.ALL;
  USE work.core_pck.ALL;
  USE work.top_types_pck.ALL;
7
8
   ENTITY top IS
9
10
     GENERIC (
       PARALLEL_OFMS : NATURAL := 4; --variable
11
12
       MAX_OFMS : NATURAL := 4; --variable
       FILTER_DEPTH : NATURAL := 1; --32; --variable
13
       FILTER_VALUES : NATURAL := 64; --fixed cannot be easily
14

→ extended/changed

       MAX_RATE: NATURAL:= 1; --either 1,2,3 not yet extended beyond 1
15
       PE_COLUMNS : NATURAL := 3; --fixed could be extended to 9
16
       OFM_REQUANT : NATURAL := 62
17
     );
18
19
     PORT (
       reset, clk : IN STD_LOGIC;
20
```

```
rx : IN STD_LOGIC;
21
       tx : OUT STD_LOGIC
22
23
     );
   END ENTITY;
24
25
  ARCHITECTURE arch OF top IS
26
     --UART and OFMS_UNIT COMMUNICATION
27
     SIGNAL from_uart : from_uart_type;
28
     SIGNAL to uart : to uart type;
29
     SIGNAL to_uart_from_ofm, to_uart_from_counters : to_uart_type;
30
     --ctrl to PEs
31
     SIGNAL ctrl_to_PEs : ctrl_to_PEs_type;
32
     --from bitvec generated
33
     SIGNAL bus_to_array, bus_values : STD_LOGIC_VECTOR(BUSSIZE - 1
34
     \hookrightarrow DOWNTO 0);
     SIGNAL new_kernels_to_ctrl : STD_LOGIC_VECTOR (PARALLEL_OFMS - 1
35
     \hookrightarrow DOWNTO 0);
     --PEs to ctrl
36
     SIGNAL PEs_finished : STD_LOGIC;
37
38
     SIGNAL psums_from_array : psum_array;
     SIGNAL array_finished_ifmaps : STD_LOGIC;
39
     CONSTANT ifmap_zero_offset : STD_LOGIC_VECTOR (DATA_WIDTH - 1 DOWNTO
40

→ 0) := STD_LOGIC_VECTOR (to_unsigned (IFMAP_ZERO_CONSTANT,
      \hookrightarrow DATA_WIDTH));
41
     --used to calculate/output utilization
     SIGNAL mult_counter : mult_counter_array;
42
     SIGNAL finished_ofms_to_storage : ofms_out_type;
43
     SIGNAL exc_counter : unsigned(EXEC_COUNTER_WIDTH - 1 DOWNTO 0);
     SIGNAL uart_exec_data_counter, uart_exec_data_counter_nxt : NATURAL
45

→ RANGE 0 TO PARALLEL_OFMS * PE_COLUMNS * 4 + 4 + 10;

     SIGNAL uart_exec_data, uart_exec_data_nxt : STD_LOGIC_VECTOR(8 - 1
     \hookrightarrow DOWNTO 0);
     SIGNAL finished_counters : STD_LOGIC;
47
     SIGNAL slice_cp, slice_cp_nxt : NATURAL RANGE 0 TO 4 - 1;
48
     SIGNAL ofm_cp, ofm_cp_nxt : NATURAL RANGE 0 TO PARALLEL_OFMS - 1;
49
50
     SIGNAL column_cp, column_cp_nxt : NATURAL RANGE 0 TO PE_COLUMNS -
     \hookrightarrow 1;
     SIGNAL in_unit_to_ctrl : in_unit_to_ctrl_type;
51
     SIGNAL ctrl_to_in : ctrl_to_in_type;
53
     --everything finished
     SIGNAL finished : STD_LOGIC;
54
  BEGIN
55
     -- The following processes are responsible for the UART control and
57
      → outputing multiplication counters
58
     -- (for benchmarking the utilization)
     uart_c_sync : PROCESS (reset, clk)
     BEGIN
60
       IF reset = '0' THEN
61
```

```
uart_exec_data_counter <= 0;</pre>
62
           uart_exec_data <= (OTHERS => '0');
63
           slice_cp <= 0;</pre>
64
65
           ofm_cp <= 0;
66
           column_cp <= 0;
        ELSIF rising_edge(clk) THEN
67
           uart_exec_data_counter <= uart_exec_data_counter_nxt;</pre>
68
           uart_exec_data <= uart_exec_data_nxt;</pre>
69
           column cp <= column cp nxt;
70
           slice_cp <= slice_cp_nxt;</pre>
71
           ofm_cp <= ofm_cp_nxt;</pre>
72
        END IF;
73
74
      END PROCESS;
75
76
77
      uart_counter_gen : PROCESS (ALL)
      BEGIN
78
        to_uart_from_counters.valid <= '0';</pre>
79
        to_uart_from_counters.data <= uart_exec_data;</pre>
80
81
        uart_exec_data_counter_nxt <= uart_exec_data_counter;</pre>
        IF from_uart.want_data_counters = '1' THEN
82
           IF from_uart.ready = '1' THEN
83
             to_uart_from_counters.valid <= '1';
84
             to_uart_from_counters.data <= uart_exec_data;</pre>
85
             uart_exec_data_counter_nxt <= uart_exec_data_counter + 1;</pre>
86
          END IF;
87
        END IF;
88
      END PROCESS;
89
90
      uart_exec_data_prov : PROCESS (ALL)
91
92
      BEGIN
        finished_counters <= '0';</pre>
93
        uart_exec_data_nxt <= X"0A";</pre>
94
        ofm_cp_nxt <= ofm_cp;
95
96
        slice_cp_nxt <= slice_cp;</pre>
97
        column_cp_nxt <= column_cp;</pre>
        IF uart_exec_data_counter < 4 THEN</pre>
98
           uart_exec_data_nxt <= STD_LOGIC_VECTOR(exc_counter(DATA_WIDTH *</pre>
99
           \hookrightarrow (4 - (uart_exec_data_counter)) - 1 DOWNTO DATA_WIDTH * (3 -
           ELSIF uart_exec_data_counter < PARALLEL_OFMS * PE_COLUMNS * 4 + 4
100
         \hookrightarrow THEN
           IF from_uart.ready = '1' THEN
101
             IF slice\_cp = 4 - 1 THEN
102
               slice_cp_nxt <= 0;</pre>
103
104
               IF column_cp = PE_COLUMNS - 1 THEN
                  column_cp_nxt <= 0;</pre>
105
                  IF ofm_cp = PARALLEL_OFMS - 1 THEN
106
                    ofm_cp_nxt <= 0;
107
```

```
ELSE
108
                     ofm_cp_nxt <= ofm_cp + 1;</pre>
109
                  END IF;
110
111
                ELSE
112
                  column_cp_nxt <= column_cp + 1;</pre>
                END IF;
113
             ELSE
114
                slice_cp_nxt <= slice_cp + 1;</pre>
115
             END IF;
116
           END IF:
117
           uart_exec_data_nxt <= STD_LOGIC_VECTOR(mult_counter(column_cp,</pre>
118

→ ofm_cp) (DATA_WIDTH * (4 - (slice_cp)) - 1 DOWNTO DATA_WIDTH

            \leftrightarrow * (3 - (slice_cp)));
         ELSIF uart_exec_data_counter = PARALLEL_OFMS * PE_COLUMNS * 4 + 4
119
         \hookrightarrow \quad \text{THEN}
120
           uart_exec_data_nxt <= X"0A";</pre>
121
         ELSE
           finished_counters <= '1';</pre>
122
         END IF;
123
124
       END PROCESS;
       uart_arb : PROCESS (ALL)
125
      BEGIN
126
         IF from_uart.want_data_ofm = '1' THEN
127
           to_uart <= to_uart_from_ofm;</pre>
128
129
         ELSE
           to_uart <= to_uart_from_counters;</pre>
130
         END IF;
131
       END PROCESS;
132
133
       -- The output feature map unit stores the completed psums and
134
       \rightarrow requantizes them
       requant_unit : ENTITY work.ofms_unit
135
         GENERIC MAP (
136
           PARALLEL_OFMS => PARALLEL_OFMS,
137
138
           MAX_OFMS => MAX_OFMS,
           MAX_RATE => MAX_RATE,
139
           PE_COLUMNS => PE_COLUMNS,
140
           OFM_REQUANT => OFM_REQUANT
141
142
         )
         PORT MAP (
143
           clk => clk,
144
           reset => reset,
145
146
           ofms_in => finished_ofms_to_storage,
           from_uart => from_uart,
147
           to_uart => to_uart_from_ofm
148
149
         );
150
       -- The uart_unit is the master in the comm with the ofm_unit
151
```

```
-- it tells the ofm_unit once data should be prepared and when to
152

→ send

      -- new data
153
      uart_i : ENTITY work.uart_unit
154
        PORT MAP (
155
          clk => clk,
156
          reset => reset,
157
          from_uart => from_uart,
158
          to uart => to uart,
159
160
          rx => rx
          tx => tx,
161
          finished => finished, --just used for asserting

    from_uart.want_data <= '1'
</pre>
          finished_counters => finished_counters
163
164
        );
165
      -- stores ifmaps and kernels at startup
166
      in_unit_i : ENTITY work.in_unit
167
        GENERIC MAP (
168
169
          PARALLEL_OFMS => PARALLEL_OFMS,
170
          MAX_OFMS => MAX_OFMS,
          MAX_RATE => MAX_RATE,
171
          PE_COLUMNS => PE_COLUMNS,
172
          FILTER_DEPTH => FILTER_DEPTH
173
174
175
        PORT MAP (
          clk => clk,
176
          reset => reset,
177
          in_unit_to_ctrl => in_unit_to_ctrl,
178
          ctrl_to_in => ctrl_to_in
179
180
        );
181
      --responsible for the control flow
182
      cntrl_unit_i : ENTITY work.cntrl_unit
183
        GENERIC MAP (
184
185
          PARALLEL_OFMS => PARALLEL_OFMS,
          MAX_OFMS => MAX_OFMS,
186
          FILTER_DEPTH => FILTER_DEPTH,
187
188
          FILTER_VALUES => FILTER_VALUES,
          MAX_RATE => MAX_RATE
189
        )
190
        PORT MAP (
191
192
          clk => clk,
          reset => reset,
193
          ctrl_to_in => ctrl_to_in,
194
195
          in_unit_to_ctrl => in_unit_to_ctrl,
          ctr_to_PEs => ctrl_to_PEs,
196
197
          PEs_finished => array_finished_ifmaps,
          psum_values_in => psums_from_array,
198
```

```
ofms_out => finished_ofms_to_storage,
          finished => finished,
200
201
          exc_counter => exc_counter
202
        );
203
       -creates the zero/non-zero bitvectors
      bitvec_i : ENTITY work.bitvec
204
        GENERIC MAP (
205
          PARALLEL OFMS => PARALLEL OFMS,
206
          FILTER VALUES => FILTER VALUES,
207
208
          PE COLUMNS => PE COLUMNS
        ١
209
        PORT MAP (
210
          clk => clk,
211
          reset => reset,
212
213
          kernels_to_bitvec => ctrl_to_PEs.kernel_values,
          iacts_to_bitvec => ctrl_to_PEs.ifmap_values,
214
          new_ifmaps => ctrl_to_PEs.new_ifmaps,
215
          new_kernels => ctrl_to_PEs.new_kernels,
216
          bus_values => bus_values,
217
218
          ifmap_zero_offset => ifmap_zero_offset
        );
219
220
      -- The PE array
221
      pe_array_i : ENTITY work.pe_array
222
        GENERIC MAP (
223
          PARALLEL_OFMS => PARALLEL_OFMS,
224
          FILTER_DEPTH => FILTER_DEPTH,
225
          PE_COLUMNS => PE_COLUMNS -- fixed, could be extended
226
227
        PORT MAP (
228
229
          reset => reset,
          clk => clk,
230
          bus_pe_array => bus_to_array,
231
          new_kernels_to_array => ctrl_to_PEs.new_kernels,
232
          new_ifmaps_to_array => ctrl_to_PEs.new_ifmaps,
233
234
          psums_to_control => psums_from_array,
          psums_from_control => ctrl_to_PEs.new_psum_values,
235
          get_psums => ctrl_to_PEs.get_psums,
236
          new_psum => ctrl_to_PEs.new_psums,
237
          ifmap_zero_offset => ifmap_zero_offset,
238
          finished_ifmaps_out => array_finished_ifmaps,
239
          mult_counter => mult_counter
240
241
      bus arb : PROCESS (ALL)
242
      BEGIN
243
244
        IF OR_REDUCE(ctrl_to_PEs.new_ifmaps) = '1' OR
245
         → OR_REDUCE(ctrl_to_PEs.new_kernels) = '1' THEN
          bus_to_array <= bus_values;</pre>
246
```

```
ELSE
247
         bus_to_array <= (OTHERS => '-');
248
        END IF;
249
250
251
     END PROCESS;
252
   END ARCHITECTURE;
    top_types_pck.vhd
   LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
   USE ieee.numeric_std.ALL;
 3
   USE work.core_pck.ALL;
 6
   PACKAGE top_types_pck IS
 7
      TYPE psum_array IS ARRAY(0 TO PARALLEL_OFMS - 1, 0 TO PE_COLUMNS -
 8
      TYPE iact_values_array IS ARRAY(0 TO FILTER_PER_PE - 1) OF

    unsigned(DATA_WIDTH - 1 DOWNTO 0);

      TYPE kernel_values_array IS ARRAY(0 TO FILTER_PER_PE - 1) OF
10

    signed(DATA_WIDTH - 1 DOWNTO 0);

11
      TYPE ifmap_DRAM_type IS RECORD
12
13
       valid : STD LOGIC;
        data : STD LOGIC VECTOR (72 * 8 - 1 DOWNTO 0);
14
     END RECORD;
15
16
17
      TYPE ofms_out_type IS RECORD
        data : STD_LOGIC_VECTOR (PARALLEL_OFMS * PE_COLUMNS *
18
        \hookrightarrow ACC_DATA_WIDTH - 1 DOWNTO 0);
       valid : STD_LOGIC;
19
     END RECORD;
20
21
      TYPE from_uart_type IS RECORD
       want_data_ofm : STD_LOGIC;
22
       want_data_counters : STD_LOGIC;
23
       ready : STD_LOGIC;
24
     END RECORD;
25
26
27
      TYPE to_uart_type IS RECORD
        data : STD_LOGIC_VECTOR(7 DOWNTO 0);
28
       valid : STD LOGIC;
29
      END RECORD;
30
31
      --just used for determining the utilization
32
      TYPE mult_counter_array IS ARRAY(0 TO PE_COLUMNS - 1, 0 TO
33
      → PARALLEL_OFMS - 1) OF unsigned (EXEC_COUNTER_WIDTH - 1 DOWNTO
      \hookrightarrow 0);
34
```

```
TYPE ctrl_to_PEs_type IS RECORD
35
       new_ifmaps : STD_LOGIC_VECTOR(PE_COLUMNS - 1 DOWNTO 0);
36
       new_kernels : STD_LOGIC_VECTOR (PARALLEL_OFMS - 1 DOWNTO 0);
37
38
       get_psums : STD_LOGIC;
       new_psums : STD_LOGIC;
       new_psum_values : psum_array;
40
       kernel_values : kernel_values_array;
41
42
       ifmap_values : iact_values_array;
     END RECORD;
43
44
     TYPE in_unit_to_ctrl_type IS RECORD
45
       ifmap_values : ifmap_DRAM_type; -- ifmap_values
       ifmaps_loaded : STD_LOGIC; -- all ifmaps have been loaded and are

→ completly written to the ifmap mem

       \verb|kernel_values_array|; -- \textit{values of the kernels}|
48
       kernels_loaded : STD_LOGIC; -- all kernels of current position

→ have been provided

       new_kernels : STD_LOGIC_VECTOR(PARALLEL_OFMS - 1 DOWNTO 0); --
50

→ what kernels was loaded

51
     END RECORD;
52
     TYPE ctrl_to_in_type IS RECORD
53
       load_ifmaps : STD_LOGIC; -- load ifmaps next
54
       load_kernels : STD_LOGIC; -- load kernels next
55
     END RECORD;
56
57
59 END PACKAGE;
   pe_array.vhd
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.numeric_std.ALL;
4 USE ieee.std_logic_misc.ALL;
   USE work.core_pck.ALL;
   USE work.top_types_pck.ALL;
6
   USE work.pe_array_pck.ALL;
7
8
   ENTITY pe_array IS
9
     GENERIC (
10
       PARALLEL_OFMS : NATURAL := 3;
11
       FILTER_DEPTH : NATURAL := 32;
12
       PE_COLUMNS : NATURAL := 3
13
14
     );
     PORT (
15
       reset, clk : IN STD_LOGIC;
       bus pe array : IN STD LOGIC VECTOR (BUSSIZE - 1 DOWNTO 0);
```

```
new_kernels_to_array : IN STD_LOGIC_VECTOR (PARALLEL_OFMS - 1
18
       \hookrightarrow DOWNTO 0);
       new_ifmaps_to_array : IN STD_LOGIC_VECTOR (PE_COLUMNS - 1 DOWNTO
19
       \hookrightarrow 0);
20
       psums_to_control : OUT psum_array;
       psums_from_control : IN psum_array;
21
       get_psums : IN STD_LOGIC;
22
23
       new_psum : IN STD_LOGIC;
       ifmap zero offset : IN STD LOGIC VECTOR (DATA WIDTH - 1 DOWNTO 0);
24
       finished_ifmaps_out : OUT STD_LOGIC;
25
       mult_counter : OUT mult_counter_array
26
27
   END ENTITY;
28
29
30
   ARCHITECTURE arch OF pe_array IS
31
     SIGNAL finished_ifmaps, new_kernels, new_ifmaps : std_logic_array;
32
     TYPE psums_array IS ARRAY(0 TO PE_COLUMNS - 1, 0 TO PARALLEL_OFMS -
33
     34
     SIGNAL psum : psums_array;
35
     SIGNAL psums_bus : STD_LOGIC_VECTOR (BUSSIZE - 1 DOWNTO 0);
36
     SIGNAL bus_to_pe : STD_LOGIC_VECTOR(BUSSIZE - 1 DOWNTO 0);
37
     SIGNAL psum_in : psums_array;
38
39
   BEGIN
40
     -- 9 = PE_COLUMNS could be added somewhat easily, other values are
41
     → more problematic
     --ASSERT PE COLUMNS = 3 or PE COLUMNS = 2 or PE COLUMNS = 1 REPORT
42
     → "Only 1, 2 or 3 PE_COLUMNS are supported!";
     --ASSERT IFMAP SIZE mod PE COLUMNS = 0 REPORT "IFMAP SIZE MUST BE
43
     → DIVISIBLE by PE_COLUMNS!";
     PEs_rows : FOR row IN 0 TO PARALLEL_OFMS - 1 GENERATE
44
       PEs_columns : FOR col IN 0 TO PE_COLUMNS - 1 GENERATE
45
46
         pe_i : ENTITY work.pe
47
           PORT MAP (
             reset => reset,
48
49
             clk => clk,
             new_kernels => new_kernels(col, row),
50
             new_ifmaps => new_ifmaps(col, row),
51
             new_psum => new_psum,
52
             psum_in => psum_in(col, row),
53
             bus_to_pe => bus_to_pe,
54
             psum => psum(col, row),
55
             mult_counter => mult_counter(col, row),
56
57
             ifmap_zero_offset => ifmap_zero_offset,
             finished_ifmaps => finished_ifmaps(col, row)
58
           );
59
       END GENERATE;
60
```

```
END GENERATE;
61
62
      -- output all PEs finished
63
      out_p : PROCESS (ALL)
64
65
      BEGIN
        finished_ifmaps_out <= AND_REDUCE_COL_ROWS(finished_ifmaps);</pre>
66
      END PROCESS;
67
68
      -- Selects the appropriate PEs for receiving new values
69
     bus driver : PROCESS (ALL)
70
      BEGIN
71
        new_kernels <= (OTHERS => '0'));
72
        new_ifmaps <= (OTHERS => 'O'));
73
        bus_to_pe <= bus_pe_array WHEN OR_REDUCE(new_ifmaps_to_array) =</pre>
74
        → '1' OR OR_REDUCE(new_kernels_to_array) = '1' OR new_psum =
        \hookrightarrow '1' ELSE
          (OTHERS => '-');
75
76
        FOR row IN 0 TO PARALLEL_OFMS - 1 LOOP
77
78
          IF new_kernels_to_array(row) = '1' THEN
            FOR col IN 0 TO PE_COLUMNS - 1 LOOP
79
              new_kernels(col, row) <= '1';</pre>
80
            END LOOP;
81
          END IF;
82
        END LOOP;
83
84
        FOR col IN 0 TO PE_COLUMNS - 1 LOOP
85
          IF new_ifmaps_to_array(col) = '1' THEN
86
            FOR row IN 0 TO PARALLEL OFMS - 1 LOOP
87
              new_ifmaps(col, row) <= '1';</pre>
88
89
            END LOOP;
          END IF;
90
        END LOOP;
91
      END PROCESS;
92
93
94
      -- sends the psums to the right PEs
      psum_input : PROCESS (ALL)
95
      BEGIN
96
       psum_in <= (OTHERS => (OTHERS => '0')));
97
        FOR row IN 0 TO PARALLEL OFMS - 1 LOOP
98
          FOR col IN 0 TO PE_COLUMNS - 1 LOOP
99
            psum_in(col, row) <= psums_from_control(row, col);</pre>
100
          END LOOP;
101
        END LOOP;
102
      END PROCESS;
103
104
      --writes the psums back to the psums stage
      psums_back : PROCESS (ALL)
106
      BEGIN
107
```

```
psums_bus <= (OTHERS => '0');
108
        FOR row IN 0 TO PARALLEL_OFMS - 1 LOOP
109
          FOR col IN 0 TO PE_COLUMNS - 1 LOOP
110
111
            psums_to_control(row, col) <= psum(col, row);</pre>
112
          END LOOP;
        END LOOP;
113
      END PROCESS;
114
115 END ARCHITECTURE;
    pe_array_pck.vhd
 1 LIBRARY ieee;
 2 USE ieee.std_logic_1164.ALL;
   USE ieee.numeric_std.ALL;
   USE work.core_pck.ALL;
 5 USE work.pe_pack.ALL;
   PACKAGE pe_array_pck IS
 7
      TYPE std_logic_array IS ARRAY(0 TO PE_COLUMNS - 1, 0 TO
 8
      → PARALLEL_OFMS - 1) OF STD_LOGIC;
      FUNCTION AND_REDUCE_COL_ROWS(v : std_logic_array) RETURN STD_LOGIC;
 9
10
      FUNCTION OR_REDUCE_COL_ROWS(v : std_logic_array) RETURN STD_LOGIC;
11
  END PACKAGE;
12
13
   PACKAGE BODY pe array pck IS
14
15
      FUNCTION AND_REDUCE_COL_ROWS(v : std_logic_array) RETURN STD_LOGIC
16
      \hookrightarrow IS
      BEGIN
17
        FOR I IN 0 TO PE_COLUMNS - 1 LOOP
18
          FOR J IN 0 TO PARALLEL_OFMS - 1 LOOP
19
            IF v(I, J) = '0' THEN
              RETURN '0';
21
            END IF;
22
          END LOOP;
23
        END LOOP;
24
        RETURN '1';
25
      END FUNCTION;
26
27
      FUNCTION OR_REDUCE_COL_ROWS(v : std_logic_array) RETURN STD_LOGIC
28
      \hookrightarrow IS
      BEGIN
29
        FOR I IN 0 TO PE_COLUMNS - 1 LOOP
30
          FOR J IN 0 TO PARALLEL_OFMS - 1 LOOP
31
            IF v(I, J) = '1' THEN
32
              RETURN '1';
33
            END IF;
34
          END LOOP;
35
```

```
END LOOP;
36
       RETURN '0';
37
     END FUNCTION;
38
39
40 END PACKAGE BODY;
   pe_pck.vhd
1 LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
3 USE ieee.numeric_std.ALL;
4 USE work.core_pck.ALL;
  PACKAGE pe_pack IS
6
     CONSTANT COMPARISON_BITVEC_WIDTH : NATURAL := 16;
7
     CONSTANT DATA_WIDTH_RESULT : NATURAL := 18;
  END PACKAGE;
   bitvec_unit.vhd
1 LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
  USE ieee.numeric_std.ALL;
3
4 USE ieee.std_logic_misc.ALL;
5 USE work.core_pck.ALL;
6 USE work.control pck.ALL;
7 USE work.top_types_pck.ALL;
8 USE work.pe_array_pck.ALL;
10
  ENTITY bitvec IS
     GENERIC (
11
12
      PARALLEL_OFMS : NATURAL := 4;
       FILTER_VALUES : NATURAL := 64;
13
      PE_COLUMNS : NATURAL := 3
14
     );
15
     PORT (
16
       clk, reset : IN STD_LOGIC;
17
       kernels_to_bitvec : IN kernel_values_array;
18
       iacts_to_bitvec : IN iact_values_array;
19
20
       new_ifmaps : IN STD_LOGIC_VECTOR (PE_COLUMNS - 1 DOWNTO 0);
       new_kernels : IN STD_LOGIC_VECTOR(PARALLEL_OFMS - 1 DOWNTO 0);
21
       bus_values : OUT STD_LOGIC_VECTOR (BUSSIZE - 1 DOWNTO 0);
22
       ifmap_zero_offset : IN STD_LOGIC_VECTOR (DATA_WIDTH - 1 DOWNTO 0)
23
24
     );
   END ENTITY;
25
26
  --returns the bus values and encodes zeros in the bitvev arrays
27
28 ARCHITECTURE arch OF bitvec IS
     SIGNAL zero point : NATURAL RANGE 0 TO 255 - 1;
```

```
BEGIN
30
     fow : PROCESS (ALL)
31
    BEGIN
32
33
      bus_values <= (OTHERS => '0');
34
       IF OR_REDUCE (new_ifmaps) = '1' THEN
35
        FOR I IN 0 TO 63 LOOP
36
           IF to_integer(unsigned(iacts_to_bitvec(I))) = zero_point THEN
37
            bus values(I) <= '0';</pre>
38
           ELSE
39
            bus_values(I) <= '1';</pre>
40
41
           END IF;
           bus_values(DATA_WIDTH * (I + 1) + 63 DOWNTO DATA_WIDTH * I +
42
           43
         END LOOP;
44
      ELSIF OR_REDUCE(new_kernels) = '1' THEN
         FOR I IN 0 TO 63 LOOP
45
           IF to_integer(signed(kernels_to_bitvec(I))) = 0 THEN
46
            bus_values(I) <= '0';</pre>
47
48
           ELSE
            bus_values(I) <= '1';</pre>
49
           END IF;
50
           bus_values(DATA_WIDTH * (I + 1) + 63 DOWNTO DATA_WIDTH * I +
51
           END LOOP;
52
      END IF;
53
     END PROCESS;
54
55
     zero offs sync : PROCESS (clk, reset)
56
    BEGIN
57
      IF reset = '0' THEN
58
        zero_point <= 0;</pre>
59
      ELSIF rising_edge(clk) THEN
60
         zero_point <= to_integer(unsigned(ifmap_zero_offset));</pre>
61
62
      END IF;
63
     END PROCESS;
64
  END ARCHITECTURE;
65
   control/ctrl.vhd
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
  USE ieee.numeric_std.ALL;
  USE ieee.std_logic_misc.ALL;
5
  USE work.core_pck.ALL;
6
7 USE work.control_pck.ALL;
  USE work.top_types_pck.ALL;
```

```
USE IEEE.math_real.ALL;
10
11
  ENTITY cntrl_unit IS
12
13
     GENERIC (
       PARALLEL_OFMS : NATURAL := 3;
14
       MAX_OFMS : NATURAL := 255;
15
       FILTER DEPTH : NATURAL := 32;
16
       FILTER VALUES : NATURAL := 64;
17
       MAX_RATE : NATURAL := 3
18
     );
19
     PORT (
20
       clk, reset : IN STD_LOGIC;
21
       -- one to DRAM/kernel unit
22
23
       ctrl_to_in : OUT ctrl_to_in_type;
       in_unit_to_ctrl : IN in_unit_to_ctrl_type;
24
       --load_ifmaps : OUT STD_LOGIC;
25
       --load_kernels : OUT STD_LOGIC;
26
       --from DRAM
27
28
       --kernels_loaded : IN STD_LOGIC;
29
       --ifmaps_loaded : IN STD_LOGIC;
30
       --ifmap_values_from_dram : IN ifmap_DRAM_type;
31
       --kernel_values_from_dram : IN kernel_values_array;
33
       --control to PEs
       --new_kernels_valid : IN STD_LOGIC_VECTOR(PARALLEL_OFMS - 1
34
       → DOWNTO 0);
       ctr_to_PEs : OUT ctrl_to_PEs_type;
35
       --control from PEs
36
       PEs_finished : IN STD_LOGIC;
37
       --values from PE array
38
       psum_values_in : IN psum_array;
39
       ofms_out : OUT ofms_out_type;
40
       --values to PE arry
41
       exc_counter : OUT unsigned(EXEC_COUNTER_WIDTH - 1 DOWNTO 0);
42
43
       finished : OUT STD_LOGIC
     );
44
  END ENTITY;
45
  ARCHITECTURE arch OF cntrl unit IS
47
48
     --control state
49
     TYPE state_type IS (LOADING_IFMAPS, WAITING, WRITE_IFMAP,
     → WRITE_KERNEL, CLEAN, WRITE_PSUMS_OUT, FINISHED_STATE);
     SIGNAL state, state_nxt : state_type;
51
52
     --control for input activation buffer
     SIGNAL iacts_buffer_mode : iacts_mode_type;
54
     SIGNAL ifmap_out_buffer : iacts_buffer_type;
```

```
--ifmap out buffer valid if high
56
      SIGNAL ifmaps_prepared : STD_LOGIC;
57
      --counts the number of ifmaps writen
58
59
      SIGNAL write_ifmap_counter, write_ifmap_counter_nxt : NATURAL RANGE
      \rightarrow 0 TO PE_COLUMNS - 1;
60
      --signals the the in unit should provide a kernel next
61
      SIGNAL need_kernel_nxt, need_kernel : STD_LOGIC;
62
      SIGNAL need new kernel : STD LOGIC;
63
      -- the current position in the ifmap/kernel
64
      SIGNAL ifmap_position, ifmap_position_prev : ifmap_position_type;
65
      SIGNAL write_kernel_counter, write_kernel_counter_nxt : NATURAL
66

→ RANGE 0 TO PARALLEL_OFMS;

      --controls the psum buffer/its outputs
67
68
      TYPE psums_state_type IS (REQUEST_PSUMS, FETCH, PROCESS_PSUMS,
      \hookrightarrow IDLE);
      SIGNAL psum_state_nxt, psum_state : psums_state_type;
69
      SIGNAL psum_mode : mode_psums_type;
70
      SIGNAL psums_position : point;
71
72
      SIGNAL psums_position_prev : point;
      SIGNAL psums_writen, psums_writen_nxt : STD_LOGIC;
73
      -- high on buffer out valid
74
      SIGNAL psums_ready : STD_LOGIC;
75
      SIGNAL psum_values_out : psum_array;
76
      --singals that psums buffer should only provide Os
77
      SIGNAL first_pass : STD_LOGIC;
78
79
      SIGNAL write_out_ofms, finished_writing_ofm : STD_LOGIC;
80
      SIGNAL finished all : STD LOGIC;
81
82
83
   BEGIN
84
      sync : PROCESS (clk, reset)
85
      BEGIN
86
        IF reset = '0' THEN
87
88
          state <= LOADING_IFMAPS;</pre>
          need_kernel <= '1';</pre>
89
          write_ifmap_counter <= 0;</pre>
90
          psum_state <= REQUEST_PSUMS;</pre>
91
          write kernel counter <= 0;
92
          psums_writen <= '0';</pre>
93
        ELSIF rising_edge(clk) THEN
94
          state <= state_nxt;</pre>
95
          need_kernel <= need_kernel_nxt;</pre>
96
          write_ifmap_counter <= write_ifmap_counter_nxt;</pre>
97
98
          psum_state <= psum_state_nxt;</pre>
          write_kernel_counter <= write_kernel_counter_nxt;</pre>
          psums_writen <= psums_writen_nxt;</pre>
100
        END IF;
101
```

```
END PROCESS;
102
103
      -- only needed for utilization measurement
104
105
      exec_count : PROCESS (ALL)
106
      BEGIN
107
        IF reset = '0' THEN
          exc_counter <= (OTHERS => '0');
108
        ELSIF rising_edge(clk) THEN
109
          exc counter <= exc counter;
110
           IF finished_all = '0' THEN
111
             IF NOT(state = LOADING_IFMAPS) THEN
112
113
               exc_counter <= exc_counter + 1;</pre>
             END IF;
114
           END IF;
115
116
        END IF;
117
      END PROCESS;
118
      --computes the state
119
      state_pro : PROCESS (ALL)
120
121
      BEGIN
        state_nxt <= state;</pre>
122
        need_kernel_nxt <= need_kernel;</pre>
123
        ctrl_to_in.load_kernels <= '0';
124
        write_ifmap_counter_nxt <= write_ifmap_counter;</pre>
125
        write_kernel_counter_nxt <= write_kernel_counter;</pre>
126
        ctrl_to_in.load_ifmaps <= '0';
127
        finished <= '0';</pre>
128
        CASE (state) IS
129
130
           WHEN LOADING_IFMAPS =>
131
132
           ctrl_to_in.load_ifmaps <= '1';
           IF in_unit_to_ctrl.ifmaps_loaded = '1' THEN
133
             state_nxt <= WAITING;</pre>
134
           END IF;
135
136
137
           --PROCESSING
           WHEN WAITING =>
138
           --ready for new values?
139
           IF PEs_finished = '1' THEN
140
             IF need_kernel = '1' AND psums_writen = '1' THEN
141
               state_nxt <= WRITE_KERNEL;</pre>
142
             ELSE
143
               IF ifmaps_prepared = '1' AND psums_writen = '1' THEN
144
                  state nxt <= WRITE IFMAP;</pre>
145
               END IF;
146
147
             END IF;
             IF write_out_ofms = '1' AND finished_writing_ofm = '0' AND
148

    psums_writen = '1' THEN

               state_nxt <= WRITE_PSUMS_OUT;</pre>
149
```

```
END IF;
150
           END IF;
151
152
           --PROCESSING
153
154
           WHEN WRITE_KERNEL =>
           ctrl_to_in.load_kernels <= '1';
155
           IF in_unit_to_ctrl.kernels_loaded = '1' AND
156
           \rightarrow write_kernel_counter >= PARALLEL_OFMS - 1 THEN
              IF ifmaps prepared = '1' THEN
157
                state nxt <= WRITE IFMAP;</pre>
158
                write_kernel_counter_nxt <= write_kernel_counter;</pre>
159
             ELSE
160
                write_kernel_counter_nxt <= write_kernel_counter;</pre>
161
                ctrl_to_in.load_kernels <= '0';</pre>
162
163
             END IF;
           ELSE
164
              IF write_kernel_counter >= PARALLEL_OFMS - 1 THEN
165
                write_kernel_counter_nxt <= 0;</pre>
166
             ELSE
167
168
                write_kernel_counter_nxt <= write_kernel_counter + 1;</pre>
             END IF;
169
           END IF;
170
171
172
           --PROCESSING
           WHEN WRITE PSUMS OUT =>
173
           IF finished_writing_ofm = '1' THEN
174
              IF finished_all = '0' THEN
175
                IF ifmaps_prepared = '1' THEN
176
                  state nxt <= WRITE IFMAP;</pre>
177
                END IF;
178
179
              ELSE
                state_nxt <= FINISHED_STATE;</pre>
180
             END IF;
181
           END IF;
182
183
184
           --PROCESSING
           WHEN WRITE_IFMAP =>
185
           write_kernel_counter_nxt <= 0;</pre>
186
187
           IF write_ifmap_counter = PE_COLUMNS - 1 THEN
             write_ifmap_counter_nxt <= 0;</pre>
188
             state_nxt <= CLEAN;</pre>
189
           ELSE
190
191
              write_ifmap_counter_nxt <= write_ifmap_counter + 1;</pre>
           END IF;
192
193
194
           --PROCESSING
           WHEN CLEAN =>
195
           need_kernel_nxt <= need_new_kernel;</pre>
196
           state_nxt <= WAITING;</pre>
197
```

```
198
          WHEN FINISHED_STATE =>
199
           state_nxt <= FINISHED_STATE;</pre>
200
           finished <= '1';</pre>
201
202
        END CASE;
203
204
      END PROCESS;
205
206
207
      --takes care of writing to the bitvec unit
      write_to_pe_array : PROCESS (ALL)
208
209
      BEGIN
        ctr_to_PEs.ifmap_values <= (OTHERS => '-'));
210
        ctr_to_PEs.kernel_values <= (OTHERS => '-'));
211
212
        ctr_to_PEs.new_kernels <= (OTHERS => '0');
213
        CASE (state) IS
214
215
          WHEN WAITING =>
216
217
          WHEN WRITE_IFMAP =>
218
          FOR I IN 0 TO FILTER_PER_PE - 1 LOOP
219
             ctr_to_PEs.ifmap_values(I) <=</pre>
220

    ifmap_out_buffer(write_ifmap_counter, I);

          END LOOP;
221
          WHEN WRITE_KERNEL =>
222
           ctr_to_PEs.kernel_values <= in_unit_to_ctrl.kernel_values;</pre>
223
           ctr_to_PEs.new_kernels <= in_unit_to_ctrl.new_kernels;</pre>
224
          WHEN OTHERS =>
225
226
227
        END CASE;
228
      END PROCESS;
229
230
      --this process controls the ifmap loading with the iacts_buffer
231
232
      ifmaps_process : PROCESS (state, write_ifmap_counter) --all doesnt
       → work here due to vivado bug
      BEGIN
233
        iacts_buffer_mode <= PREPARE_IFMAP;</pre>
234
        ctr_to_PEs.new_ifmaps <= (OTHERS => '0');
235
        CASE (state) IS
236
          WHEN LOADING_IFMAPS =>
237
           iacts_buffer_mode <= LOAD_IFMAP;</pre>
238
          WHEN WAITING =>
239
           iacts_buffer_mode <= PREPARE_IFMAP;</pre>
240
241
          WHEN WRITE_KERNEL =>
           iacts_buffer_mode <= PREPARE_IFMAP;</pre>
242
          WHEN WRITE IFMAP =>
243
           ctr_to_PEs.new_ifmaps(write_ifmap_counter) <= '1';</pre>
244
```

```
245
           WHEN CLEAN =>
           iacts_buffer_mode <= CLEAN;</pre>
246
           WHEN OTHERS =>
247
248
        END CASE;
249
      END PROCESS;
250
      --this process controls the psums buffer
251
      psums_ctrl : PROCESS (ALL)
252
      BEGIN
253
254
        psum mode <= CLEAN;
        psum_state_nxt <= psum_state;</pre>
255
         psums_writen_nxt <= psums_writen;</pre>
256
         ctr_to_PEs.new_psums <= '0';
257
         ctr_to_PEs.get_psums <= '0';
258
         ctr_to_PEs.new_psum_values <= (OTHERS => (OTHERS =>
259
         CASE (state) IS
260
           WHEN WRITE_PSUMS_OUT =>
261
           psum_mode <= WRITE_OUT_PSUMS;</pre>
262
263
           WHEN WAITING =>
           CASE (psum state) IS
264
             WHEN REQUEST_PSUMS =>
265
               ctr_to_PEs.get_psums <= '1';
266
               psum_state_nxt <= FETCH;</pre>
267
               psum_mode <= FETCH_PSUMS;</pre>
268
             WHEN FETCH =>
269
               psum_state_nxt <= PROCESS_PSUMS;</pre>
270
               psum_mode <= FETCH_PSUMS;</pre>
271
             WHEN PROCESS_PSUMS =>
272
               psum_mode <= PREPARE_PSUMS;</pre>
273
274
               psum_state_nxt <= PROCESS_PSUMS;</pre>
               IF psums_ready = '1' THEN
275
                  ctr_to_PEs.new_psum_values <= psum_values_out;</pre>
276
                  psums_writen_nxt <= '1';</pre>
277
                  ctr_to_PEs.new_psums <= '1';
278
279
                  psum_state_nxt <= IDLE;</pre>
               END IF;
280
             WHEN OTHERS =>
281
282
           END CASE;
283
           WHEN OTHERS =>
284
           psum_state_nxt <= REQUEST_PSUMS;</pre>
285
           psums_writen_nxt <= '0';</pre>
286
        END CASE;
287
      END PROCESS;
288
289
      --unit calculates the needed ifmap/psum positions
290
      position_unit : ENTITY work.state_calc
291
         GENERIC MAP (
292
```

```
PARALLEL_OFMS => PARALLEL_OFMS,
293
          MAX_OFMS => MAX_OFMS,
294
          FILTER_DEPTH => FILTER_DEPTH,
295
          FILTER_VALUES => FILTER_VALUES,
296
297
          MAX_RATE => MAX_RATE
298
        PORT MAP (
299
300
          clk => clk,
          reset => reset,
301
302
          new_ifmaps => OR_REDUCE(ctr_to_PEs.new_ifmaps), --new_ifmap

→ event signals advance for state

          need_kernel => need_new_kernel, --goes high if new kernel

→ should be provided

          first_pass => first_pass, --high on first pass tells
304

→ psums_buffer to output 0s

          write_out_ofms_out => write_out_ofms, --high starts writing out
305

→ to storage

          ifmap_position => ifmap_position, --the next ifmap_position
306
307
          psums_position => psums_position,
308
          psums_position_prev => psums_position_prev,
          finished => finished_all
309
        );
310
311
      iacts_buffer_i : ENTITY work.iacts_buffer
312
313
        GENERIC MAP (
          IFMAP_SIZE => IFMAP_SIZE,
314
          IFMAPS_TO_PREPARE => PE_COLUMNS,
315
          AWIDTH => AWIDTH_IACTS_BUFFER,
316
          DEPTH => DEPTH IACTS BUFFER
317
318
319
        PORT MAP (
          clk => clk,
320
          reset => reset,
321
          mode => iacts_buffer_mode,
322
323
          values => in_unit_to_ctrl.ifmap_values,
          address => ifmap_position,
324
          out_buffer => ifmap_out_buffer,
325
          ifmaps_prepared => ifmaps_prepared
326
        );
327
328
      psums_buffer_i : ENTITY work.psums_buffer
329
        GENERIC MAP (
330
          ACC_WIDTH => ACC_DATA_WIDTH,
331
          MAX OFMS => MAX OFMS,
332
          PE_COLUMNS => PE_COLUMNS,
333
334
          PARALLEL_OFMS => PARALLEL_OFMS,
          A_WIDTH => AWIDTH_PSUM_BUFFER,
          DWIDTH => DWIDTH PSUM BUFFER,
336
          DEPTH => DEPTH_PSUM_BUFFER
337
```

```
338
        PORT MAP (
339
          clk => clk,
340
341
          reset => reset,
342
          mode => psum_mode,
          address => psums_position,
343
          address_prev => psums_position_prev,
344
          psums_ready => psums_ready,
345
          psum values in => psum values in,
346
          first_pass => first_pass,
347
          out_buffer => psum_values_out,
348
          ofms_out => ofms_out,
349
          finished_writing_ofm => finished_writing_ofm
350
351
        );
352 END ARCHITECTURE;
    control/control_pck.vhd
   LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
 2
   USE ieee.numeric_std.ALL;
 3
 4
   USE work.core pck.ALL;
 5
   USE IEEE.math real.ALL;
   PACKAGE control_pck IS
 8
 9
      CONSTANT DEPTH_PSUM_BUFFER : NATURAL := IFMAP_SIZE *
10
      \hookrightarrow (IFMAP_SIZE/PE_COLUMNS); --33*11
11
      CONSTANT AWIDTH_PSUM_BUFFER : NATURAL :=

→ INTEGER(ceil(log2(real(DEPTH_PSUM_BUFFER))));

      CONSTANT DWIDTH_PSUM_BUFFER : NATURAL := PARALLEL_OFMS *
12

→ ACC_DATA_WIDTH * PE_COLUMNS;

13
14
      CONSTANT AWIDTH IACTS BUFFER: NATURAL :=
15
      → INTEGER(ceil(log2(real(FILTER_DEPTH * IFMAP_SIZE * IFMAP_SIZE *
      CONSTANT DEPTH IACTS BUFFER: NATURAL := FILTER DEPTH * 2 *
16
      → IFMAP_SIZE * IFMAP_SIZE;
17
      TYPE iacts_buffer_type IS ARRAY(0 TO PE_COLUMNS - 1, 0 TO
18

    FILTER_PER_PE - 1) OF unsigned(DATA_WIDTH - 1 DOWNTO 0);

      TYPE array_buffer IS ARRAY(0 TO 36 - 1) OF unsigned(DATA_WIDTH - 1
19
      \hookrightarrow DOWNTO 0);
      TYPE iacts_mode_type IS (ENABLE_MEM, LOAD_IFMAP, PREPARE_IFMAP,
20
      TYPE mode_psums_type IS (PREPARE_PSUMS, FETCH_PSUMS, WRITE_BACK,
21
```

 \hookrightarrow CLEAN, WRITE_OUT_PSUMS);

```
22
     TYPE ifmap_address_type IS RECORD
23
       shared_address : NATURAL;
24
25
       shared_address_offset : NATURAL RANGE 0 TO 8;
26
       address : NATURAL;
     END RECORD;
27
28
     TYPE psum_address_type IS RECORD
29
       x : NATURAL RANGE 0 TO IFMAP SIZE/PE COLUMNS - 1;
30
       y : NATURAL RANGE 0 TO IFMAP_SIZE - 1;
31
       ofm: NATURAL RANGE 0 TO 3 - 1; --not used->because in parallel
32
       → TODO! check
     END RECORD;
33
34
35
     TYPE ifmap_position_type IS RECORD
       x : NATURAL RANGE 0 TO IFMAP_SIZE/PE_COLUMNS - 1;
       y : NATURAL RANGE 0 TO IFMAP_SIZE - 1;
37
       depth_pos : NATURAL RANGE 0 TO FILTER_DEPTH - 1;
38
     END RECORD;
39
40
     TYPE point IS RECORD
41
       x : NATURAL RANGE 0 TO IFMAP_SIZE/PE_COLUMNS - 1;
42
       y : NATURAL RANGE 0 TO IFMAP_SIZE - 1;
43
     END RECORD;
44
45
     FUNCTION to_buffer(v : STD_LOGIC_VECTOR(144 * 2 - 1 DOWNTO 0))
46

→ RETURN array_buffer;

47
  END PACKAGE;
48
49
50
  PACKAGE BODY control_pck IS
     FUNCTION to_buffer(v : STD_LOGIC_VECTOR(144 * 2 - 1 DOWNTO 0))
51
     → RETURN array_buffer IS
       VARIABLE buf : array_buffer := (OTHERS => '0'));
52
53
     BEGIN
54
       FOR I IN 0 TO 36 - 1 LOOP
         buf(I) := unsigned(v(DATA_WIDTH * (I + 1) - 1 DOWNTO DATA_WIDTH
55

→ * I));
       END LOOP;
56
       RETURN buf;
57
     END FUNCTION;
58
59
60 END PACKAGE BODY;
   control/iacts buffer.vhd
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
```

```
4 USE ieee.numeric_std.ALL;
5 USE work.core_pck.ALL;
6 USE work.control_pck.ALL;
8
  USE work.ultra_ram_pck.ALL;
9
  USE work.top_types_pck.ALL;
10
  ENTITY iacts buffer IS
11
    GENERIC (
12
       IFMAP SIZE : NATURAL := 33;
13
       IFMAPS_TO_PREPARE : NATURAL := 3;
14
       AWIDTH : NATURAL := 18;
15
      DEPTH : NATURAL := 32
16
     );
17
    PORT (
18
       clk : IN STD_LOGIC;
19
       reset : IN STD_LOGIC;
20
       mode : IN iacts_mode_type;
21
       values : IN ifmap_DRAM_type;
22
23
       address: IN ifmap_position_type;
       out_buffer : OUT iacts_buffer_type;
24
       ifmaps_prepared : OUT STD_LOGIC
25
26
     );
  END ENTITY;
27
28
   ARCHITECTURE arch OF iacts_buffer IS
29
30
     CONSTANT NUM_COL : NATURAL := 9; --72/9 = 8
31
     CONSTANT DWIDTH : NATURAL := 72 * 4;
32
33
     --counters for addressing the ultraram
34
     SIGNAL counter_a_nxt, counter_a, counter_b, counter_b_nxt :
35
     → NATURAL;
     --output buffer of ifmaps
36
37
     SIGNAL out_buffer_nxt : iacts_buffer_type;
     -- the state of the preparations
38
     TYPE prepare_ifmap_state_type IS (PREP, WAIT_STATE, FIRST, LAST,
39
     SIGNAL prepare_ifmap_state, prepare_ifmap_state_nxt :
40

    prepare_ifmap_state_type;

     -- URAM control signals
41
     SIGNAL rsta : STD_LOGIC;
42
     SIGNAL wea : STD_LOGIC_VECTOR(NUM_COL - 1 DOWNTO 0);
43
     SIGNAL regcea : STD_LOGIC;
44
     SIGNAL mem_ena : STD_LOGIC;
45
46
     SIGNAL dina : STD_LOGIC_VECTOR(DWIDTH - 1 DOWNTO 0);
     SIGNAL addra : STD_LOGIC_VECTOR (AWIDTH - 1 DOWNTO 0);
47
     SIGNAL douta : STD_LOGIC_VECTOR(DWIDTH - 1 DOWNTO 0);
48
     SIGNAL rstb : STD_LOGIC;
49
```

```
SIGNAL web : STD_LOGIC_VECTOR (NUM_COL - 1 DOWNTO 0);
     SIGNAL regceb : STD_LOGIC;
51
     SIGNAL mem_enb : STD_LOGIC;
52
     SIGNAL dinb : STD_LOGIC_VECTOR (DWIDTH - 1 DOWNTO 0);
53
     SIGNAL addrb : STD_LOGIC_VECTOR (AWIDTH - 1 DOWNTO 0);
     SIGNAL doutb : STD_LOGIC_VECTOR (DWIDTH - 1 DOWNTO 0);
55
56
     SIGNAL debug : array_buffer;
57
58
     --forces wait until output from the URAM is valid
59
     SIGNAL wait_counter, wait_counter_nxt : NATURAL RANGE 0 TO 4;
60
     --write addresses for initializing the memory
     SIGNAL write_addr, write_addr_nxt : NATURAL;
62
     SIGNAL ifmap_counter, ifmap_counter_nxt : NATURAL RANGE 0 TO
63
      \hookrightarrow PE_COLUMNS - 1;
     CONSTANT ULTRA_RAM_DWIDTH : NATURAL := 72 * 4;
  BEGIN
65
66
     ultra : xilinx_ultraram_true_dual_port_byte_write
67
68
     GENERIC MAP (
       AWIDTH => AWIDTH,
69
       DWIDTH => ULTRA_RAM_DWIDTH,
70
       NUM_COL => 9
71
       NBPIPE => 3,
72
       DEPTH => DEPTH
73
     )
74
     PORT MAP (
75
      clk => clk,
76
       rsta => rsta,
77
       wea => wea,
78
79
       regcea => regcea,
       mem_ena => mem_ena,
80
       dina => dina,
81
       addra => addra,
82
83
       douta => douta,
84
       rstb => rstb,
85
       web => web,
86
87
       regceb => regceb,
       mem enb => mem enb,
88
       dinb => dinb,
89
       addrb => addrb,
90
       doutb => doutb
91
92
     );
93
94
     sync : PROCESS (clk, reset)
     BEGIN
       IF reset = '0' THEN
96
         prepare_ifmap_state <= PREP;</pre>
97
```

```
wait_counter <= 0;</pre>
98
           out buffer <= (OTHERS => (OTHERS => '0')));
99
           write_addr <= 0;</pre>
100
101
           ifmap_counter <= 0;</pre>
102
           counter_a <= 0;</pre>
103
           counter_b <= 1;</pre>
         ELSIF rising_edge(clk) THEN
104
           out_buffer <= out_buffer_nxt;</pre>
105
           prepare ifmap state <= prepare ifmap state nxt;</pre>
106
107
           write_addr <= write_addr_nxt;</pre>
           wait_counter <= wait_counter_nxt;</pre>
108
109
           ifmap_counter <= ifmap_counter_nxt;</pre>
           counter_a <= counter_a_nxt;</pre>
110
           counter_b <= counter_b_nxt;</pre>
111
112
         END IF;
113
      END PROCESS;
       --prepares and control the ifmaps
114
      in_out : PROCESS (ALL)
115
        VARIABLE start_address : NATURAL;
116
117
      BEGIN
118
         rsta <= '0';
         rstb <= '0';
119
         IF reset = '0' THEN
120
          rsta <= '1';
121
          rstb <= '1';
122
123
         END IF;
124
         mem_ena <= '1';
125
         mem enb <= '1';
126
         wea <= (OTHERS => '0');
127
128
         web <= (OTHERS => '0');
         regcea <= '0';
129
         dina <= (OTHERS => '0');
130
         dinb <= (OTHERS => '0');
131
         addra <= (OTHERS => '0');
132
         addrb <= (OTHERS => '0');
133
         regceb <= '0';
134
         ifmaps_prepared <= '0';</pre>
135
         out_buffer_nxt <= out_buffer;</pre>
136
         wait_counter_nxt <= 0;</pre>
137
         counter_a_nxt <= counter_a;</pre>
138
         counter_b_nxt <= counter_b;</pre>
139
140
         ifmap_counter_nxt <= ifmap_counter;</pre>
         --FOR I IN 0 TO 8 LOOP
141
         -- debug <= to_buffer(douta);</pre>
142
         --END LOOP;
143
         write_addr_nxt <= write_addr;</pre>
144
         prepare_ifmap_state_nxt <= prepare_ifmap_state;</pre>
145
146
```

```
CASE (mode) IS
147
          WHEN ENABLE MEM =>
148
          WHEN LOAD_IFMAP =>
149
150
151
          addra <= STD_LOGIC_VECTOR(to_unsigned(write_addr, AWIDTH));</pre>
          addrb <= STD_LOGIC_VECTOR(to_unsigned(write_addr + 1, AWIDTH));</pre>
152
          dina <= values.data(ULTRA_RAM_DWIDTH - 1 DOWNTO 0);</pre>
153
          dinb <= values.data(ULTRA RAM DWIDTH * 2 - 1 DOWNTO
154
          IF values.valid = '1' THEN
155
            wea <= (OTHERS => '1');
156
            web <= (OTHERS => '1');
157
            write_addr_nxt <= write_addr + 2;</pre>
158
          END IF;
159
160
          --prepares the ifmaps
161
          WHEN PREPARE_IFMAP =>
162
          regcea <= '1';
163
          regceb <= '1';
164
165
          start_address := address.x * PE_COLUMNS * 2 + address.y *
           \hookrightarrow IFMAP_SIZE * 2; --address.x*3*2 + address.y*11*3*2 +
           → address.depth_pos*11*3*33*2;
166
          addra <= STD_LOGIC_VECTOR(to_unsigned(start_address +</pre>
167
          addrb <= STD_LOGIC_VECTOR(to_unsigned(start_address + counter_a</pre>
168
          \hookrightarrow + 1, AWIDTH));
          counter_a_nxt <= counter_a + 2;</pre>
169
170
171
          CASE (prepare_ifmap_state) IS
172
            WHEN PREP =>
173
            prepare_ifmap_state_nxt <= WAIT_STATE;</pre>
174
175
176
            WHEN WAIT_STATE =>
            wait_counter_nxt <= wait_counter + 1;</pre>
177
178
            prepare_ifmap_state_nxt <= WAIT_STATE;</pre>
            IF wait_counter = 3 THEN
179
180
              prepare_ifmap_state_nxt <= STATIONARY;</pre>
            END IF;
181
182
            WHEN STATIONARY =>
183
             --loops and waits until IFMAPS_TO_PREPARE ifmaps have been
184
             \hookrightarrow prepared
185
            FOR I IN 0 TO 36 - 1 LOOP
              out_buffer_nxt(ifmap_counter, I) <= to_buffer(douta)(I);</pre>
186
187
              IF I + 36 < 64 THEN
```

```
out_buffer_nxt(ifmap_counter, I + 36) <=</pre>
188

    to_buffer(doutb)(I);

               END IF;
189
             END LOOP;
190
191
             IF ifmap_counter = IFMAPS_TO_PREPARE - 1 THEN
192
               ifmap_counter_nxt <= 0;</pre>
193
               prepare_ifmap_state_nxt <= FINISHED;</pre>
194
             ELSE
195
               ifmap_counter_nxt <= ifmap_counter + 1;</pre>
196
             END IF;
197
             WHEN FINISHED =>
198
             ifmaps_prepared <= '1';</pre>
199
             counter_a_nxt <= 0;</pre>
200
201
             counter_b_nxt <= 1;</pre>
202
             ifmap_counter_nxt <= 0;</pre>
203
             WHEN OTHERS =>
204
205
206
           END CASE;
           WHEN CLEAN =>
207
           out_buffer_nxt <= (OTHERS => (OTHERS => '0')));
208
          prepare_ifmap_state_nxt <= PREP;</pre>
209
          counter_a_nxt <= 0;</pre>
210
           ifmap_counter_nxt <= 0;</pre>
211
        END CASE;
212
      END PROCESS;
213
214
215 END ARCHITECTURE;
    control/psums_buffer.vhd
   LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
 2
   USE ieee.numeric_std.ALL;
 4
    USE work.core_pck.ALL;
    USE work.control_pck.ALL;
 6
    USE work.ultra_ram_pck.ALL;
 7
    USE work.top_types_pck.ALL;
    ENTITY psums_buffer IS
10
      GENERIC (
11
        ACC_WIDTH : NATURAL := 24;
12
        MAX_OFMS : NATURAL := 3;
13
        PARALLEL_OFMS : NATURAL := 4;
14
        PE_COLUMNS : NATURAL := 3;
15
        A_WIDTH : NATURAL := 9;
16
        DWIDTH: NATURAL := 24 * 3 * 4;
17
```

```
DEPTH : NATURAL := 33 * 11
18
     );
19
20
     PORT (
21
22
       clk : IN STD_LOGIC;
       reset : IN STD_LOGIC;
23
       mode : IN mode_psums_type;
24
       address : IN point;
25
       address prev : IN point;
26
       psums_ready : OUT STD_LOGIC;
27
       psum_values_in : IN psum_array;
28
       first_pass : IN STD_LOGIC;
29
       out_buffer : OUT psum_array;
30
       ofms_out : OUT ofms_out_type;
31
32
       finished_writing_ofm : OUT STD_LOGIC
33
34
  END ENTITY;
35
36
   ARCHITECTURE arch OF psums_buffer IS
37
38
     --TYPE mode_psums_type IS (WRITE_PSUMS, PREPARE_PSUMS, CLEAN);
39
40
     --BRAM control
41
     SIGNAL we : STD LOGIC;
42
     SIGNAL ena : STD_LOGIC;
43
     SIGNAL raddr : STD_LOGIC_VECTOR(A_WIDTH - 1 DOWNTO 0);
44
     SIGNAL waddr : STD_LOGIC_VECTOR(A_WIDTH - 1 DOWNTO 0);
45
     SIGNAL din : STD LOGIC VECTOR (DWIDTH - 1 DOWNTO 0);
46
     SIGNAL dout : STD_LOGIC_VECTOR (DWIDTH - 1 DOWNTO 0);
47
48
     TYPE prepare_psums_state_type IS (WAIT_STATE, STATIONARY,
     SIGNAL prepare_psums_state, prepare_psums_state_nxt :
50

→ prepare_psums_state_type;

     SIGNAL out_buffer_nxt : psum_array;
51
     SIGNAL psums_reg_in_nxt, psums_reg_in : psum_array;
52
     SIGNAL write_out_counter, write_out_counter_nxt : NATURAL;
53
     --used for waiting until the output is valid (i.e. as dictated by
     CONSTANT MEM_DELAY : NATURAL := 2;
55
     SIGNAL wait_counter, wait_counter_nxt : NATURAL RANGE 0 TO
56
     SIGNAL valid ofm nxt, valid ofm : STD LOGIC;
57
58
59
  BEGIN
60
     sync : PROCESS (clk, reset)
61
     BEGIN
62
```

```
IF reset = '0' THEN
63
           wait_counter <= 0;</pre>
64
           prepare_psums_state <= WAIT_STATE;</pre>
65
           out_buffer <= (OTHERS => (OTHERS => '0')));
66
67
           wait_counter <= 0;</pre>
           psums_reg_in <= (OTHERS => (OTHERS => '0')));
68
           write_out_counter <= 0;</pre>
69
70
           valid_ofm <= '0';</pre>
         ELSIF rising edge(clk) THEN
71
           wait_counter <= wait_counter_nxt;</pre>
72
           prepare_psums_state <= prepare_psums_state_nxt;</pre>
73
           out_buffer <= out_buffer_nxt;</pre>
74
           wait_counter <= wait_counter_nxt;</pre>
75
76
           psums_reg_in <= psums_reg_in_nxt;</pre>
77
           write_out_counter <= write_out_counter_nxt;</pre>
78
           valid_ofm <= valid_ofm_nxt;</pre>
        END IF;
79
      END PROCESS;
80
81
82
      rams_sdp_record_i : ENTITY work.rams_sdp_record
         GENERIC MAP (
83
           A_WID => A_WIDTH,
84
           D_WID => DWIDTH,
85
           DEPTH => DEPTH
86
87
        PORT MAP (
88
89
           clk => clk,
           we => we,
90
           ena => ena,
91
           raddr => raddr,
92
93
           waddr => waddr,
           din => din,
94
           dout => dout
95
         );
96
97
98
      state : PROCESS (ALL)
      BEGIN
99
         ena <= '1';
100
         we <= '0';
101
102
         din <= (OTHERS => '0');
103
         out_buffer_nxt <= out_buffer;</pre>
104
105
         prepare_psums_state_nxt <= prepare_psums_state;</pre>
106
         wait_counter_nxt <= 0;</pre>
         psums_reg_in_nxt <= psums_reg_in;</pre>
107
        psums_ready <= '0';</pre>
108
         finished_writing_ofm <= '0';</pre>
109
         ofms out.valid <= valid ofm;
110
         ofms_out.data <= (OTHERS => '0');
111
```

```
write_out_counter_nxt <= 0;</pre>
112
        raddr <= (OTHERS => '0');
113
        valid_ofm_nxt <= '0';</pre>
114
        waddr <= (OTHERS => '0');
115
116
        CASE (mode) IS
117
118
          WHEN FETCH PSUMS =>
119
          psums_reg_in_nxt <= psum_values_in;</pre>
120
121
          WHEN WRITE_OUT_PSUMS =>
122
123
          raddr <= STD_LOGIC_VECTOR (to_unsigned (write_out_counter,
124

    raddr'length));
125
          write_out_counter_nxt <= write_out_counter + 1;</pre>
          valid_ofm_nxt <= '1';</pre>
126
          IF write_out_counter > 0 THEN
127
            ofms_out.data <= dout;
128
            valid_ofm_nxt <= '1';</pre>
129
130
          ELSE
            ofms_out.valid <= '0';
131
          END IF;
132
          IF write_out_counter > DEPTH - 1 THEN
133
            raddr <= STD_LOGIC_VECTOR(to_unsigned(0, raddr'length));</pre>
134
            valid_ofm_nxt <= '0';</pre>
135
          END IF;
136
          IF write_out_counter = DEPTH + MEM_DELAY + 1 THEN
137
            write_out_counter_nxt <= 0;</pre>
138
            finished writing ofm <= '1';
139
          END IF:
140
141
          WHEN PREPARE_PSUMS =>
142
143
          raddr <= STD_LOGIC_VECTOR(to_unsigned(address.y *</pre>
144
          waddr <= STD_LOGIC_VECTOR(to_unsigned(address_prev.y *</pre>
145
          146
          -- write the psum reg that has first been fetched back to
147
          → memory
          FOR ofm IN 0 TO PARALLEL_OFMS - 1 LOOP
148
            we <= '1';
149
            FOR I IN 0 TO PE COLUMNS - 1 LOOP
150
              din(((ofm * PE_COLUMNS + I) + 1) * ACC_DATA_WIDTH - 1
151
               \hookrightarrow DOWNTO (ofm * PE_COLUMNS + I) * ACC_DATA_WIDTH) <=

    STD_LOGIC_VECTOR(signed(psums_reg_in(ofm, I)));

            END LOOP;
152
          END LOOP;
153
154
```

```
CASE (prepare_psums_state) IS
155
            WHEN WAIT_STATE =>
156
157
158
               IF wait_counter = MEM_DELAY THEN
159
                 prepare_psums_state_nxt <= STATIONARY;</pre>
                 wait_counter_nxt <= 0;</pre>
160
              ELSE
161
                 wait_counter_nxt <= wait_counter + 1;</pre>
162
              END IF;
163
164
            WHEN STATIONARY =>
165
               IF first_pass = '1' THEN
166
                 out_buffer_nxt <= (OTHERS => (OTHERS =>
167
                 168
              ELSE
                FOR ofm IN 0 TO PARALLEL_OFMS - 1 LOOP
169
                   FOR x IN 0 TO PE_COLUMNS - 1 LOOP
170
                     out_buffer_nxt(ofm, x) <= signed(dout(((ofm *</pre>
171
                     \hookrightarrow PE_COLUMNS + x) + 1) * ACC_DATA_WIDTH - 1 DOWNTO
                     172
                   END LOOP;
                END LOOP;
173
              END IF;
174
              prepare_psums_state_nxt <= FINISHED;</pre>
175
            WHEN FINISHED =>
176
              psums_ready <= '1';</pre>
177
              wait_counter_nxt <= 0;</pre>
178
          END CASE;
179
180
          WHEN WRITE BACK =>
181
182
          WHEN CLEAN =>
183
          write_out_counter_nxt <= 0;</pre>
184
          prepare_psums_state_nxt <= WAIT_STATE;</pre>
185
186
          wait_counter_nxt <= 0;</pre>
187
        END CASE;
      END PROCESS;
188
189
   END ARCHITECTURE;
   control/state_calc.vhd
 1 LIBRARY ieee;
 2 USE ieee.std_logic_1164.ALL;
   USE ieee.numeric_std.ALL;
   USE ieee.std_logic_misc.ALL;
 4
 5 USE work.core_pck.ALL;
  USE work.control_pck.ALL;
   USE work.state_calc_pkg.ALL;
```

```
ENTITY state_calc IS
9
     GENERIC (
10
11
       PARALLEL_OFMS : NATURAL := 3;
12
       MAX_OFMS : NATURAL := 255;
       FILTER DEPTH : NATURAL := 32;
13
       FILTER_VALUES : NATURAL := 64;
14
       MAX RATE : NATURAL := 3
15
16
     );
17
     PORT (
       clk, reset : IN STD_LOGIC;
18
       new_ifmaps : IN STD_LOGIC;
19
       need_kernel : OUT STD_LOGIC;
20
       first_pass : OUT STD_LOGIC;
21
22
       write_out_ofms_out : OUT STD_LOGIC;
       ifmap_position : OUT ifmap_position_type;
23
       psums_position : OUT point;
24
       psums_position_prev : OUT point;
25
       psum_prev_address, finished : OUT STD_LOGIC
26
27
     );
   END ENTITY;
28
29
  ARCHITECTURE arch OF state_calc IS
30
31
32
     -- the calculated if map/psums positions
     SIGNAL ifmap_position_nxt, ifmap_position_prev_nxt :
33

    ifmap_position_type;

     SIGNAL psums_position_prev_nxt, psums_position_curr,
     → psums_position_curr_nxt : point;
     --detect if new ifmap has been writen i.e. advance state
35
     SIGNAL new_ifmaps_reg, new_ifmaps_reg_nxt, finished_nxt,

→ need_kernel_nxt : STD_LOGIC;

     --rate multiplier, only 1 currently supported
37
     SIGNAL rate, rate_nxt : NATURAL RANGE 1 TO 3;
38
39
     --the kernel position
40
     SIGNAL kernel, kernel_nxt : NATURAL RANGE 0 TO 8;
     --the ofm position
41
     SIGNAL ofm, ofm_nxt : NATURAL RANGE 0 TO MAX_OFMS - 1 +
42

    PARALLEL_OFMS;
     SIGNAL first pass nxt : STD LOGIC;
43
     SIGNAL write_out_ofms_nxt, write_out_ofms : STD_LOGIC_VECTOR(1
44
      \hookrightarrow DOWNTO 0);
     SIGNAL finished_curr, finished_curr_nxt : STD_LOGIC;
45
     SIGNAL write_out_ofms_reg : STD_LOGIC;
46
   BEGIN
47
48
     sync : PROCESS (clk, reset)
     BEGIN
       IF reset = '0' THEN
50
         rate <= 1;
51
```

```
kernel <= 4;
52
          ifmap_position.x <= 0;</pre>
53
          ifmap_position.y <= 0;</pre>
54
55
          ifmap_position.depth_pos <= 0;</pre>
56
          ofm <= 0;
          finished <= '0';</pre>
57
          need_kernel <= '1';</pre>
58
          first_pass <= '1';
59
          psums position prev <= (0, 0);
60
          psums_position_curr <= (0, 0);</pre>
61
          write_out_ofms <= (OTHERS => '0');
62
          finished_curr <= '0';</pre>
63
        ELSIF rising_edge(clk) THEN
64
          ifmap_position <= ifmap_position_nxt;</pre>
65
66
          new_ifmaps_reg <= new_ifmaps_reg_nxt;</pre>
          rate <= rate_nxt;
67
          first_pass <= first_pass_nxt;
68
          kernel <= kernel_nxt;</pre>
69
          ofm <= ofm_nxt;
70
71
          finished <= finished_nxt;
          need_kernel <= need_kernel_nxt;</pre>
72
          psums_position_curr <= psums_position_curr_nxt;</pre>
73
74
          psums_position_prev <= psums_position_prev_nxt;</pre>
          write_out_ofms <= write_out_ofms_nxt;</pre>
75
          finished curr <= finished curr nxt;
76
          write_out_ofms_reg <= write_out_ofms_out;</pre>
77
        END IF;
78
      END PROCESS;
79
80
      psums_pos : PROCESS (ALL)
81
      BEGIN
82
        psums_position_prev_nxt <= psums_position_prev;</pre>
83
        psums_position.x <= ifmap_position.x;</pre>
84
        psums_position.y <= ifmap_position.y;</pre>
85
        finished_nxt <= finished;</pre>
86
87
        write_out_ofms_out <= write_out_ofms_reg;</pre>
        psums_position_curr_nxt <= psums_position_curr;</pre>
88
89
        IF kernel MOD 3 = 0 THEN
90
          psums position.x <= ifmap position.x + rate *
91

→ DILATION_RATE/PE_COLUMNS;

        ELSIF kernel MOD 3 = 2 THEN
92
          psums_position.x <= ifmap_position.x - rate *</pre>

→ DILATION RATE/PE COLUMNS;

        END IF:
94
95
        IF kernel < 3 THEN</pre>
96
          psums_position.y <= ifmap_position.y + rate * DILATION_RATE;</pre>
97
        ELSIF kernel > 5 THEN
98
```

```
psums_position.y <= ifmap_position.y - rate * DILATION_RATE;</pre>
        END IF;
100
         IF new_ifmaps = '1' AND new_ifmaps_reg = '0'
101
           psums_position_curr_nxt <= psums_position;</pre>
102
103
           write_out_ofms_out <= write_out_ofms(1);</pre>
           finished_nxt <= finished_curr;</pre>
104
         END IF;
105
         IF new ifmaps = '1' AND new ifmaps reg = '0' THEN
106
           psums position prev nxt <= psums position curr;
107
108
         END IF:
      END PROCESS;
109
110
      state : PROCESS (ALL)
111
        VARIABLE start_point, end_point : point;
112
113
        VARIABLE kernel_var : NATURAL RANGE 0 TO 8;
      BEGIN
114
115
        ifmap_position_nxt <= ifmap_position;</pre>
         rate_nxt <= rate;
116
         finished_curr_nxt <= finished_curr;</pre>
117
118
        kernel_nxt <= kernel;</pre>
119
         ifmap_position_nxt.x <= ifmap_position.x;</pre>
120
         ifmap_position_nxt.y <= ifmap_position.y;</pre>
121
        kernel_var := kernel;
122
123
        new_ifmaps_reg_nxt <= new_ifmaps;</pre>
        need_kernel_nxt <= need_kernel;</pre>
124
125
         first_pass_nxt <= first_pass;
126
         write_out_ofms_nxt(1) <= write_out_ofms(1);</pre>
127
         ofm nxt <= ofm;
128
         IF new_ifmaps = '1' AND new_ifmaps_reg = '0' THEN
129
           write_out_ofms_nxt(1) <= '0';</pre>
130
           --calc new ifmap_address
131
           need_kernel_nxt <= '0';</pre>
132
133
           start_end_point_calc(kernel_var, rate, start_point, end_point);
           IF end_point.x = ifmap_position.x THEN
134
             IF end_point.y = ifmap_position.y THEN
135
                ifmap_position_nxt.x <= start_point.x;</pre>
136
                ifmap_position_nxt.y <= start_point.y;</pre>
137
                need kernel nxt <= '1';</pre>
138
                first_pass_nxt <= '0';
139
                IF kernel = 3 THEN --completly reset the ifmap
140
                  ifmap_position_nxt.x <= 0;</pre>
141
                  ifmap_position_nxt.y <= 0;</pre>
142
                  kernel_nxt <= 4;</pre>
143
                  IF ifmap_position.depth_pos = FILTER_DEPTH - 1 THEN
144
                    write_out_ofms_nxt(1) <= '1';</pre>
145
                    ifmap_position_nxt.depth_pos <= 0;</pre>
146
                    first_pass_nxt <= '1';
147
```

```
148
                    IF ofm + PARALLEL_OFMS > MAX_OFMS - 1 THEN
149
                      IF rate = MAX_RATE THEN
150
                        finished_curr_nxt <= '1';</pre>
151
152
                      ELSE
153
                        rate_nxt <= rate + 1;
154
                        ofm_nxt <= 0;
155
                      END IF;
156
                    ELSE
157
                      ofm_nxt <= ofm + PARALLEL_OFMS;</pre>
158
159
                    END IF;
                  ELSE
160
                    ifmap_position_nxt.depth_pos <=</pre>
161

    ifmap_position.depth_pos + 1;

162
                  END IF;
               ELSE
163
                  IF kernel_var = 8 THEN
164
                   kernel_var := 0;
165
166
                  ELSE
                    kernel_var := kernel_var + 1;
167
                 END IF;
168
169
                  start_end_point_calc(kernel_var, rate, start_point,
170
                  ifmap_position_nxt.x <= start_point.x;</pre>
171
                  ifmap_position_nxt.y <= start_point.y;</pre>
172
                  kernel_nxt <= kernel_var;</pre>
173
174
               END IF;
175
176
             ELSE
177
               ifmap_position_nxt.x <= start_point.x;</pre>
               ifmap_position_nxt.y <= ifmap_position.y + 1;</pre>
178
             END IF;
179
180
           ELSE
181
             ifmap_position_nxt.x <= ifmap_position.x + 1;</pre>
           END IF;
182
        END IF;
183
      END PROCESS;
185 END ARCHITECTURE;
    control/state_calc_pkg.vhd
 1 LIBRARY ieee;
   USE ieee.std_logic_1164.ALL; --do I need this?
   USE ieee.numeric_std.ALL;
 3
 5 USE work.core_pck.ALL;
   USE work.control_pck.ALL;
```

```
PACKAGE state_calc_pkg IS
     PROCEDURE start_end_point_calc(VARIABLE kernel : IN NATURAL RANGE 0

→ TO 8;

10
     SIGNAL rate : IN NATURAL RANGE 1 TO 3;
     VARIABLE start_point, end_point : OUT point);
11
12 END PACKAGE;
13
14 PACKAGE BODY state calc pkg IS
     PROCEDURE start_end_point_calc(VARIABLE kernel : IN NATURAL RANGE 0
15

→ TO 8;

     SIGNAL rate : IN NATURAL RANGE 1 TO 3;
     VARIABLE start_point, end_point : OUT point) IS
17
18
19 BEGIN
     IF kernel MOD 3 = 0 THEN
20
21
      start_point.x := 0;
       end_point.x := IFMAP_SIZE/PE_COLUMNS - 1 - rate *
22
       ELSIF kernel MOD 3 = 1 THEN
23
       start_point.x := 0;
24
       end_point.x := IFMAP_SIZE/PE_COLUMNS - 1;
25
     ELSE
26
      start_point.x := rate * (DILATION_RATE/PE_COLUMNS);
27
      end_point.x := IFMAP_SIZE/PE_COLUMNS - 1;
28
     END IF;
29
30
     IF kernel < 3 THEN</pre>
31
      start_point.y := 0;
32
       end_point.y := IFMAP_SIZE - 1 - rate * DILATION_RATE;
33
34
     ELSIF kernel < 6 THEN
      start_point.y := 0;
35
       end_point.y := IFMAP_SIZE - 1;
36
     ELSE
37
38
       start_point.y := rate * DILATION_RATE;
39
       end_point.y := IFMAP_SIZE - 1;
     END IF;
40
  END PROCEDURE;
41
42
43 END PACKAGE BODY;
   control/ultra_ram.vhd
  -- Taken from the Xilinx language VHDL examples!
  -- Xilinx UltraRAM True Dual Port Mode with Byte-write. This code
2
   \hookrightarrow implements
  -- a parameterizable UltraRAM block with write/read on both ports in
  -- No change behavior on both the ports . The behavior of this RAM
      is
```

```
-- when data is written, the output of RAM is unchanged w.r.t each
   \hookrightarrow port.
   -- Only when write is inactive data corresponding to the address is
6
7
   -- presented on the output port.
8
9
   library ieee;
use ieee.std_logic_1164.all;
  use ieee.numeric std.all;
   entity xilinx_ultraram_true_dual_port_byte_write is
   generic (
13
             AWIDTH : integer := 19; -- Address Width
14
             DWIDTH : integer := 72;
                                       -- Data Width
15
                                       --72/NM_COL = Byte
-- Number of pipeline Registers
             NUM_COL : integer := 9;
16
             NBPIPE : integer := 3;
17
18
             DEPTH: integer := 33*33*8*32
            );
19
   port
            (
20
             clk : in std_logic;
21
             \hookrightarrow Clock
             -- Port A
22
             rsta : in std_logic;
23
             \hookrightarrow Reset
             wea : in std_logic_vector(NUM_COL-1 downto 0);
24
             \hookrightarrow Write Enable
             regcea : in std_logic;
25
             → Output Register Enable
             mem_ena : in std_logic;
26
             → Memory Enable
             dina : in std_logic_vector(DWIDTH-1 downto 0);
27
             → Data Input
             addra : in std_logic_vector(AWIDTH-1 downto 0);
28
             → Address Input
             douta : out std_logic_vector(DWIDTH-1 downto 0);
29
             → Data Output
             -- Port B
30
             rstb : in std_logic;
31
             \hookrightarrow Reset
             web : in std_logic_vector(NUM_COL-1 downto 0);
32
             \hookrightarrow Write Enable
             regceb : in std_logic;
33
             → Output Register Enable
             mem_enb : in std_logic;
34
             → Memory Enable
             dinb : in std_logic_vector(DWIDTH-1 downto 0);
35
             → Data Input
             addrb : in std_logic_vector(AWIDTH-1 downto 0);
36
             → Address Input
             doutb : out std_logic_vector(DWIDTH-1 downto 0)
37
             → Data Output
```

```
end xilinx_ultraram_true_dual_port_byte_write;
39
40
41
  architecture rtl of xilinx_ultraram_true_dual_port_byte_write is
  constant C_AWIDTH : integer := AWIDTH;
43
44 constant C_DWIDTH : integer := DWIDTH;
45 constant C_NBPIPE : integer := NBPIPE;
46 constant CWIDTH : integer := DWIDTH/NUM COL;
  -- Internal Signals
47
  type mem_t is array(natural range<>) of std_logic_vector(C_DWIDTH-1

    downto 0);
   type pipe_data_t is array(natural range<>) of

→ std_logic_vector(C_DWIDTH-1 downto 0);
50
  type pipe_en_t is array(natural range<>) of std_logic;
shared variable mem : mem_t (2**C_AWIDTH-1 downto 0);
   → -- Memory Declaration
  signal memrega : std_logic_vector(C_DWIDTH-1 downto 0);
53
  signal mem_pipe_rega : pipe_data_t(C_NBPIPE-1 downto 0);
   → Pipelines for memory
  signal mem_en_pipe_rega : pipe_en_t(C_NBPIPE downto 0);
55
   → Pipelines for memory enable
57 signal memregb : std_logic_vector(C_DWIDTH-1 downto 0);
58 signal mem_pipe_regb : pipe_data_t(C_NBPIPE-1 downto 0);
   → Pipelines for memory
  signal mem_en_pipe_regb : pipe_en_t(C_NBPIPE downto 0);
   → Pipelines for memory enable
60
  constant zeros : std_logic_vector(NUM_COL-1 downto 0) := (others =>
   \hookrightarrow '0');
62 attribute ram_style : string;
63 attribute ram_style of mem : variable is "ultra";
64
65 begin
66
67 -- RAM : Read has one latency, Write has one latency as well.
68 process(clk)
  begin
69
     if(clk'event and clk='1')then
70
       if (mem_ena = '1') then
71
       for i in 0 to NUM_COL-1 loop
72
         if(wea(i) = '1') then
73
           mem(to_integer(unsigned(addra)))((i+1)*CWIDTH-1 downto
74

    i *CWIDTH) := dina((i+1) *CWIDTH-1 downto i *CWIDTH);

         end if;
75
        end loop;
76
       end if;
77
```

```
end if;
78
    end process;
79
80
81
   process (clk)
82
   begin
     if(clk'event and clk='1')then
83
      if (mem_ena = '1') then
84
        if( wea = zeros) then
85
          memrega <= mem(to integer(unsigned(addra)));</pre>
86
87
        end if:
      end if;
88
     end if;
89
    end process;
90
    -- The enable of the RAM goes through a pipeline to produce a
91
92
   -- series of pipelined enable signals required to control the data
93
   -- pipeline.
   process (clk)
94
   begin
95
      if(clk'event and clk = '1') then
96
97
        mem_en_pipe_rega(0) <= mem_ena;</pre>
        for i in 0 to C_NBPIPE-1 loop
98
          mem_en_pipe_rega(i+1) <= mem_en_pipe_rega(i);</pre>
99
        end loop;
100
      end if;
102
   end process;
103
    -- RAM output data goes through a pipeline.
104
   process (clk)
105
   begin
106
      if(clk'event and clk = '1') then
107
108
        if (mem_en_pipe_rega(0) = '1') then
          mem_pipe_rega(0) <= memrega;</pre>
109
        end if;
110
        for i in 0 to C_NBPIPE-2 loop
111
           if (mem_en_pipe_rega(i+1) = '1') then
112
113
             mem_pipe_rega(i+1) <= mem_pipe_rega(i);</pre>
          end if;
114
        end loop;
115
      end if;
116
117
    end process;
118
    -- Final output register gives user the option to add a reset and
119
    -- an additional enable signal just for the data ouptut
120
121
122
   process (clk)
123
   begin
      if(clk'event and clk = '1') then
124
        if(rsta = '1') then
125
           douta <= (others => '0');
126
```

```
elsif(mem_en_pipe_reqa(C_NBPIPE) = '1' and reqcea = '1') then
127
           douta <= mem_pipe_rega(C_NBPIPE-1);</pre>
128
        end if;
129
      end if;
130
131
    end process;
132
133
    -- RAM : Read has one latency, Write has one latency as well.
134
   process (clk)
135
    begin
136
      if(clk'event and clk='1')then
137
        if (mem_enb = '1') then
138
          for i in 0 to NUM_COL-1 loop
139
           if(web(i) = '1') then
140
141
             mem(to_integer(unsigned(addrb)))((i+1) *CWIDTH-1 downto

    i * CWIDTH) := dinb((i+1) * CWIDTH-1 downto i * CWIDTH);

           end if;
142
          end loop;
143
144
145
        end if;
146
147
      end if;
148
149
150
151
    end process;
152
    process (clk)
153
   begin
154
     if(clk'event and clk='1')then
155
156
      if (mem_enb = '1') then
        if(web = zeros) then
157
           memregb <= mem(to_integer(unsigned(addrb)));</pre>
158
        end if;
159
      end if;
160
161
     end if;
    end process;
162
163
    -- The enable of the RAM goes through a pipeline to produce a
164
    -- series of pipelined enable signals required to control the data
165
    -- pipeline.
166
    process(clk)
167
168
    begin
      if(clk'event and clk = '1') then
169
        mem_en_pipe_regb(0) <= mem_enb;</pre>
170
        for i in 0 to C_NBPIPE-1 loop
171
           mem_en_pipe_regb(i+1) <= mem_en_pipe_regb(i);</pre>
172
173
        end loop;
      end if;
174
```

```
end process;
175
176
    -- RAM output data goes through a pipeline.
177
178
   process(clk)
179
   begin
180
      if(clk'event and clk = '1') then
        if (mem_en_pipe_regb(0) = '1') then
181
          mem_pipe_regb(0) <= memregb;</pre>
182
        end if;
183
        for i in 0 to C NBPIPE-2 loop
184
          if (mem_en_pipe_regb(i+1) = '1') then
185
            mem_pipe_regb(i+1) <= mem_pipe_regb(i);</pre>
186
          end if;
187
        end loop;
188
189
      end if;
190
    end process;
191
    -- Final output register gives user the option to add a reset and
192
    -- an additional enable signal just for the data ouptut
193
194
195
   process (clk)
   begin
196
      if(clk'event and clk = '1') then
197
        if(rstb = '1') then
198
          doutb <= (others => '0');
199
        elsif(mem_en_pipe_regb(C_NBPIPE) = '1' and regceb = '1') then
200
          doutb <= mem_pipe_regb(C_NBPIPE-1);</pre>
201
202
        end if;
      end if;
203
    end process;
204
205
206
207
208
209
    end rtl;
210
211
212
   -- The following is an instantiation template for

→ xilinx_ultraram_true_dual_port_byte_write

    -- Component Declaration
214
    -- Uncomment the below component declaration when using
215
    -- component xilinx_ultraram_true_dual_port_byte_write
216
    --generic (
217
                AWIDTH : integer := 12; -- Address Width
218
               DWIDTH : integer := 72;
                                           -- Data Width
219
220
   ___
               NUM_COL : integer := 9; -- Number of columns
221 --
               NBPIPE : integer := 3
                                           -- Number of pipeline Registers
222 --
               );
```

```
--port
223
                clk : in std_logic;
224
       Clock
225
226
                rsta : in std_logic;
        Reset
    \hookrightarrow
                wea : in std_logic_vector(NUM_COL-1 downto 0);
227
       Write Enable
                regcea : in std logic;
228
        Output Register Enable
                mem_ena : in std_logic;
229
        Memory Enable
    \hookrightarrow
                dina : in std_logic_vector(DWIDTH-1 downto 0);
230
        Data Input
    \hookrightarrow
231
                addra : in std_logic_vector(AWIDTH-1 downto 0);
        Address Input
                douta : out std_logic_vector(DWIDTH-1 downto 0);
232
       Data Output
    \hookrightarrow
233
                rstb : in std_logic;
234
        Reset
    \hookrightarrow
                web : in std_logic_vector(NUM_COL-1 downto 0);
235
        Write Enable
                regceb : in std_logic;
236
        Output Register Enable
    \hookrightarrow
                mem_enb : in std_logic;
237
        Memory Enable
                dinb : in std_logic_vector(DWIDTH-1 downto 0);
238
        Data Input
    \hookrightarrow
                addrb : in std_logic_vector(AWIDTH-1 downto 0);
239
    ___
        Address Input
                doutb : out std_logic_vector(DWIDTH-1 downto 0)
240
    → Data Output
241
242
               );
243
    -- end component;
    -- Instantiation
244
    -- Uncomment the below component declaration when using
245
    -- <your_instance_name> : xilinx_ultraram_true_dual_port_byte_write
247
    -- generic map (
            AWIDTH => AWIDTH,
248
             DWIDTH => DWIDTH,
    ___
249
             NUM_COL => NUM_COL,
250
            NBPIPE => NBPIPE
251
             )
252
253
    -- port map (
             clk => clk,
255
                rsta => rsta,
                wea => wea,
256
```

```
257
               regcea => regcea,
               mem_ena => mem_ena,
258
               dina => dina,
259
260
               addra => addra,
261
               douta => douta,
262
               rstb => rstb,
263
               web => web,
264
265 --
               regceb => regceb,
               mem enb => mem enb,
266
               dinb => dinb,
267
               addrb => addrb,
268
               doutb => doutb
269
270
               );
```

control/ultra_ram_pkg.vhd

```
library ieee;
   use ieee.std_logic_1164.all;
2
3
4
  use ieee.numeric_std.all;
5
6
7
   package ultra_ram_pck is
     component xilinx_ultraram_true_dual_port_byte_write
8
9
     generic (
              AWIDTH : integer := 12; -- Address Width
10
              DWIDTH : integer := 72; -- Data Width
11
              NUM_COL : integer := 9; -- Number of columns
12
13
              NBPIPE : integer := 3;
                                        -- Number of pipeline Registers
              DEPTH : integer := 32
14
             );
15
16
     port
              clk : in std logic;
17

→ Clock

18
              rsta : in std_logic;
19
              → Reset
              wea : in std_logic_vector(NUM_COL-1 downto 0);
20
               → Write Enable
              regcea : in std_logic;
21
               → Output Register Enable
              mem_ena : in std_logic;
22
              → Memory Enable
              dina : in std_logic_vector(DWIDTH-1 downto 0);
23
              → Data Input
              addra : in std_logic_vector(AWIDTH-1 downto 0);
24
               \hookrightarrow Address Input
```

```
douta : out std_logic_vector(DWIDTH-1 downto 0);
25
               → Data Output
26
              rstb : in std_logic;
27
               \hookrightarrow Reset
              web : in std_logic_vector(NUM_COL-1 downto 0);
28
               → Write Enable
              regceb : in std_logic;
29
               → Output Register Enable
              mem_enb : in std_logic;
30
              → Memory Enable
              dinb : in std_logic_vector(DWIDTH-1 downto 0);
               → Data Input
              addrb : in std_logic_vector(AWIDTH-1 downto 0);
32
              → Address Input
              doutb : out std_logic_vector(DWIDTH-1 downto 0)
33
               → Data Output
34
             );
35
36
           end component;
37
38 end package;
   ofm/block ram.vhd
  -- Ram Inference Example using Records (Simple Dual port)
  -- File:rams_sdp_record.vhd
   -- taken from xilinx language example designs
3
   LIBRARY ieee;
5
6 USE ieee.std_logic_1164.ALL;
7
8 LIBRARY ieee;
9 USE ieee.std_logic_1164.ALL;
10 USE ieee.numeric_std.ALL;
11
  ENTITY rams_sdp_record IS GENERIC (
12
     A_{WID} : INTEGER := 17;
13
     D_WID : INTEGER := 36;
14
15
    DEPTH : INTEGER := 33 * 33
  );
16
  PORT (
17
     clk : IN STD_LOGIC;
18
     we : IN STD_LOGIC;
19
     ena : IN STD_LOGIC;
20
     raddr : IN STD_LOGIC_VECTOR(A_WID - 1 DOWNTO 0);
21
     waddr : IN STD_LOGIC_VECTOR(A_WID - 1 DOWNTO 0);
     din : IN STD_LOGIC_VECTOR(D_WID - 1 DOWNTO 0);
     dout : OUT STD_LOGIC_VECTOR (D_WID - 1 DOWNTO 0)
```

```
25
  );
26 END rams_sdp_record;
27
   ARCHITECTURE arch OF rams_sdp_record IS
28
29
     TYPE mem_t IS ARRAY(INTEGER RANGE <>) OF STD_LOGIC_VECTOR(D_WID - 1
      \hookrightarrow DOWNTO 0);
     SIGNAL mem : mem_t (DEPTH - 1 DOWNTO 0) := (OTHERS => (OTHERS =>
30

    '0');

   BEGIN
31
     PROCESS (clk)
32
     BEGIN
33
       IF (clk'event AND clk = '1') THEN
34
         IF (ena = '1') THEN
35
            IF (we = '1') THEN
36
37
              mem(to_integer(unsigned(waddr))) <= din;</pre>
            END IF;
38
         END IF;
39
       END IF;
40
     END PROCESS;
41
42
43
     PROCESS (clk)
     BEGIN
44
       IF (clk'event AND clk = '1') THEN
45
         IF (ena = '1') THEN
46
            dout <= mem(to_integer(unsigned(raddr)));</pre>
47
         END IF;
48
       END IF;
49
50
     END PROCESS;
51
  END arch;
52
   ofm/block_ram_pkg.vhd
  -- Taken form Xilinx language example designs
  LIBRARY IEEE;
2
   USE IEEE.STD_LOGIC_1164.ALL;
3
   -- Uncomment the following library declaration if using
5
   -- arithmetic functions with Signed or Unsigned values
7
   --use IEEE.NUMERIC_STD.ALL;
8
   -- Uncomment the following library declaration if instantiating
   -- any Xilinx leaf cells in this code.
10
   --library UNISIM;
11
   --use UNISIM. VComponents.all;
12
13
  PACKAGE block_ram_pkg IS
14
15
     COMPONENT block ram IS
16
```

```
GENERIC (
17
         ADDR_WIDTH : NATURAL; -- bitwidth of address
18
         DATA_WIDTH : NATURAL -- bitwidth of data
19
20
       );
21
       PORT (
         clk : IN STD_LOGIC;
22
         addr_a : IN STD_LOGIC_VECTOR (ADDR_WIDTH - 1 DOWNTO 0); -- port
23
         → a address
         addr b : IN STD LOGIC VECTOR (ADDR WIDTH - 1 DOWNTO 0); -- port
24

→ b address

         din_a : IN STD_LOGIC_VECTOR (DATA_WIDTH - 1 DOWNTO 0); -- port a
25
         → write data
         din_b : IN STD_LOGIC_VECTOR(DATA_WIDTH - 1 DOWNTO 0); -- port b
26
         → write data
27
         en_a : IN STD_LOGIC; -- port a enable
         en_b : IN STD_LOGIC; -- port b enable
         we_a : IN STD_LOGIC; -- port a write-enable
29
         we_b : IN STD_LOGIC; -- port b write-enable
30
         dout_a : OUT STD_LOGIC_VECTOR (DATA_WIDTH - 1 DOWNTO 0); -- port
31

→ a read data

         dout_b : OUT STD_LOGIC_VECTOR(DATA_WIDTH - 1 DOWNTO 0) -- port
32
         → b read data
       );
33
     END COMPONENT block_ram;
34
35
36 END block_ram_pkg;
   ofm/init file bram.vhd
   -- Initializing Block RAM from external data file
1
2 -- File: rams_init_file.vhd
3 -- adapted from xilinx example designs
4 LIBRARY ieee;
5 USE ieee.std_logic_1164.ALL;
6 USE ieee.numeric_std.ALL;
  USE std.textio.ALL;
7
8
  ENTITY rams_init_file IS
9
     GENERIC (
10
       FILENAME : STRING := "filename.data";
11
       ADDRW : NATURAL := 8;
12
      DATAW : NATURAL := 8;
13
      DEPTH : NATURAL := 255 * 3
14
15
     );
     PORT (
16
      clk : IN STD_LOGIC;
17
       addr : IN STD_LOGIC_VECTOR (ADDRW - 1 DOWNTO 0);
18
       dout : OUT STD_LOGIC_VECTOR (DATAW - 1 DOWNTO 0)
19
20
     );
```

```
END rams_init_file;
21
22
   ARCHITECTURE syn OF rams_init_file IS
23
     TYPE RamType IS ARRAY (0 TO DEPTH - 1) OF bit_vector(DATAW - 1
24
      \hookrightarrow DOWNTO 0);
25
     IMPURE FUNCTION InitRamFromFile(RamFileName : IN STRING) RETURN
26
     \hookrightarrow RamType IS
       FILE RamFile : text OPEN read mode IS RamFileName;
27
       VARIABLE RamFileLine : line;
28
       VARIABLE RAM : RamType;
29
30
     BEGIN
       FOR I IN RamType 'RANGE LOOP
31
         readline(RamFile, RamFileLine);
32
33
         read(RamFileLine, RAM(I));
34
       END LOOP;
       RETURN RAM;
35
     END FUNCTION;
36
37
38
     SIGNAL RAM : RamType := InitRamFromFile(FILENAME);
39 BEGIN
     PROCESS (clk)
40
     BEGIN
41
       IF clk'event AND clk = '1' THEN
42
43
         dout <= to_stdlogicvector(RAM(to_integer(unsigned(addr))));</pre>
       END IF;
44
     END PROCESS;
45
  END syn;
   ofm/ofm_unit.vhd
  LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
3
4 USE ieee.numeric_std.ALL;
  USE IEEE.math_real.ALL;
5
   USE work.core_pck.ALL;
   USE work.control_pck.ALL;
  USE work.top_types_pck.ALL;
9
  ENTITY ofms_unit IS
    GENERIC (
10
       PARALLEL_OFMS : NATURAL := 3;
11
       MAX_OFMS : NATURAL := 255;
12
       MAX_RATE : NATURAL := 3;
13
       PE_COLUMNS : NATURAL := 3;
14
       OFM_REQUANT : NATURAL := 62
15
     );
16
17
     PORT (
      clk : IN STD LOGIC;
18
```

```
reset : IN STD_LOGIC;
      ofms_in : IN ofms_out_type;
20
       from_uart : IN from_uart_type;
21
22
      to_uart : OUT to_uart_type --to modify
23
     );
24 END ENTITY;
  -- this architecture is not well implemented (it is correct however)
   \hookrightarrow and propably should be split into multiple entities
  -- Roughly the entity takes in the finished ofms, subsequently it
   → puts them into the requant pipeline
  -- the results of the requant pipeline are saved in BRAM until all
   → ofms have been saved.
   -- Once all have been saved they are communicated to the uart unit
   \hookrightarrow and written out by it.
  ARCHITECTURE arch OF ofms_unit IS
29
     CONSTANT D_WID : NATURAL := PARALLEL_OFMS * PE_COLUMNS *
31
     → DATA_WIDTH;
32
33
     --first stage compute real values
     --second stage write the result to the BRAMs
34
     SIGNAL dout_scale : STD_LOGIC_VECTOR(32 - 1 DOWNTO 0);
35
36
     -- basic values
37
     CONSTANT ofm quant : NATURAL := OFM REQUANT;
38
     CONSTANT OFM_SIZE_IFMAP : NATURAL := IFMAP_SIZE *
39
     CONSTANT MAX_ADDR_DATA : NATURAL := (MAX_OFMs/PARALLEL_OFMS) *

    MAX RATE ★ OFM SIZE IFMAP; --3

     CONSTANT MAX_ADDR_ITER : NATURAL := PARALLEL_OFMS * MAX_RATE *
41

→ OFM SIZE IFMAP;

     CONSTANT VALUES_WIDTH : NATURAL := PARALLEL_OFMS * PE_COLUMNS;
42
     CONSTANT A_WID : NATURAL :=
43
     CONSTANT PARALLEL_DATA : NATURAL := PARALLEL_OFMS * PE_COLUMNS;
44
45
     -- ofm memory control
     SIGNAL we : STD_LOGIC;
46
     SIGNAL ena : STD_LOGIC;
47
     SIGNAL raddr : STD_LOGIC_VECTOR(A_WID - 1 DOWNTO 0);
48
     SIGNAL waddr : STD LOGIC VECTOR (A WID - 1 DOWNTO 0);
49
     SIGNAL din : STD_LOGIC_VECTOR (PARALLEL_OFMS * PE_COLUMNS *
50
     → DATA_WIDTH - 1 DOWNTO 0);
     SIGNAL dout : STD_LOGIC_VECTOR (PARALLEL_OFMS * PE_COLUMNS *
     → DATA WIDTH - 1 DOWNTO 0);
     -- the Bram address of the ofms
52.
     SIGNAL addr_ofm : NATURAL RANGE 0 TO MAX_OFMS - 1;
53
     -- provides the address to write to when new ofms are written
```

```
SIGNAL write_counter, write_counter_nxt : NATURAL RANGE 0 TO
56

    OFM_SIZE_IFMAP - 1;

     -- when writing out only 8 bits can be written to the UART this is
57

→ realized with these signals

58
     SIGNAL uart_buffer, uart_buffer_nxt : STD_LOGIC_VECTOR(VAlUES_WIDTH
     \hookrightarrow * DATA_WIDTH - 1 DOWNTO 0);
     SIGNAL data_counter, data_counter_nxt : NATURAL RANGE 0 TO
59
     → PARALLEL DATA - 1;
     TYPE uart state type IS (IDLE, LOAD DATA, STATIONARY, FINISHED);
60
     -- represents the uart state as communicated from the UART
61
     SIGNAL uart_state, uart_state_nxt : uart_state_type;
62
     -- counter for keeping track when writing out over uart
63
     -- (seperated from write_counter because it could be extended to
64
     → overlap (saving some cycles), not implemented)
65
     SIGNAL read_counter, read_counter_nxt : NATURAL RANGE 0 TO

→ MAX_ADDR_DATA;

     TYPE set_scale_state_type IS (IDLE, SET_SCALE, SET_OFFSET,
66
     ⇔ WAIT_STATE);
     SIGNAL set_scale_state, set_scale_state_nxt : set_scale_state_type;
67
68
     SIGNAL addr_scale_counter, addr_scale_counter_nxt : NATURAL RANGE 0
     → TO PARALLEL_OFMS + 7;
69
     -- keeps track of where to write the ofms that come from the
70
     \rightarrow requant stage
     SIGNAL iter_offs, iter_offs_nxt : NATURAL RANGE 0 TO MAX_OFMS - 1;
71
     TYPE debug_buffer_type IS ARRAY(0 TO PARALLEL_OFMS - 1, 0 TO
72
     → PE_COLUMNS - 1) OF STD_LOGIC_VECTOR (DATA_WIDTH - 1 DOWNTO 0);
73
     SIGNAL raddr int : NATURAL RANGE 0 TO MAX ADDR DATA - 1;
74
     CONSTANT OFFSET_DELAY : NATURAL := 3;
75
     SIGNAL out_result_valid_nxt, out_result_valid : STD_LOGIC;
76
77
     SIGNAL offset_counter, offset_counter_nxt : NATURAL RANGE 0 TO
78

→ OFFSET_DELAY;

     SIGNAL mult_data_nxt, mult_data : STD_LOGIC_VECTOR(PARALLEL_OFMS *
79
     → PE_COLUMNS * ACC_DATA_WIDTH - 1 DOWNTO 0);
     SIGNAL mult_data_valid_nxt, mult_data_valid : STD_LOGIC;
80
     SIGNAL wait_counter, wait_counter_nxt : NATURAL RANGE 0 TO 100;
81
82
83
     -- debug signals
     TYPE debug_type IS ARRAY(0 TO PARALLEL_OFMS - 1, 0 TO PE_COLUMNS -
84
     → 1) OF unsigned (DATA_WIDTH - 1 DOWNTO 0);
     TYPE debug_type_2 IS ARRAY(0 TO PARALLEL_OFMS - 1, 0 TO PE_COLUMNS
85
     SIGNAL debug : debug_type;
86
     SIGNAL debug_2 : debug_type_2;
87
     SIGNAL debug_uart_buffer : debug_buffer_type;
88
89
     -- used for the requantization
90
```

```
-- requant pipeline signals
      TYPE result_mult_type IS ARRAY(0 TO PARALLEL_OFMS - 1, 0 TO
92
      → PE_COLUMNS - 1) OF signed(ACC_DATA_WIDTH + 32 - 1 DOWNTO 0);
      TYPE result_type IS ARRAY(0 TO PARALLEL_OFMS - 1, 0 TO PE_COLUMNS -
93
      → 1) OF signed(DATA_WIDTH - 1 + 1 DOWNTO 0);
      SIGNAL result_mult_nxt, result_mult, out_result_reg,
94
      → out_result_reg_nxt : result_mult_type;
95
      SIGNAL result, result_nxt : result_type;
      SIGNAL result valid, result valid nxt : STD LOGIC;
96
      SIGNAL result_mult_valid, result_mult_valid_nxt : STD_LOGIC;
97
98
      -- control when to advance the 'scales' (requant) i.e. the values
      → that are used to requantize the 24 ACC-WIDTH BITS to 8bits
      SIGNAL counter, counter_nxt : NATURAL RANGE 0 TO MAX_ADDR_ITER - 1;
100
101
      -- the 'shift' value for requantization
      SIGNAL dout_shift : STD_LOGIC_VECTOR(DATA_WIDTH - 1 DOWNTO 0);
102
      TYPE scale_type IS ARRAY(0 TO PARALLEL_OFMS - 1) OF signed(32 - 1
103
      \hookrightarrow DOWNTO 0);
      TYPE shift_type IS ARRAY(0 TO PARALLEL_OFMS - 1) OF NATURAL RANGE 0
104

→ TO 255 - 1;

      SIGNAL scale_nxt, scale : scale_type;
105
      SIGNAL shift, shift_nxt : shift_type;
106
      SIGNAL scale_buffer, scale_buffer_nxt : scale_type;
107
      SIGNAL shift_buffer, shift_buffer_nxt : shift_type;
108
109
      -- it is important that we round away from zero see thesis
110
      FUNCTION round_away_from_zero(vec : signed(ACC_DATA_WIDTH + 32 - 1
111
      \hookrightarrow DOWNTO 0);
        n : NATURAL RANGE 0 TO 255 - 1) RETURN signed IS
112
        VARIABLE result : signed(9 - 1 DOWNTO 0) := (OTHERS => '0');
113
        VARIABLE neg : STD_LOGIC; --tells if negative
114
115
      BEGIN
116
        IF n < 2 THEN
117
118
         RETURN to_signed(0, DATA_WIDTH + 1);
119
        END IF;
        result := shift_right(vec, n)(9 - 1 DOWNTO 0);
120
        neg := STD_LOGIC(vec(vec'length - 1));
121
        IF neg = '1' THEN
122
          IF vec(n-1) = '1' THEN
123
            RETURN result + 1;
124
          ELSE --first place is '1'
125
            RETURN result;
126
          END IF;
127
        ELSE -- positve
128
          IF vec(n - 1) = '0' THEN
129
            RETURN result;
130
          ELSE -- first place is a '1'
131
            RETURN result + 1;
132
```

```
END IF;
133
        END IF;
134
        RETURN result;
135
136
      END FUNCTION;
137
    BEGIN
138
      sync : PROCESS (clk, reset)
139
      BEGIN
140
         IF rising edge(clk) THEN
141
           IF reset = '0' THEN
142
             shift <= (OTHERS => 0);
143
144
             scale <= (OTHERS => '0'));
             counter <= 0;
145
             result_mult <= (OTHERS => (OTHERS => to_signed(0,
146

→ result_mult(0, 0) 'length)));
147
             result <= (OTHERS => (OTHERS => to_signed(0, DATA_WIDTH +
              \hookrightarrow 1)));
             result_valid <= '0';</pre>
148
             result_mult_valid <= '0';</pre>
149
150
             read_counter <= 0;</pre>
             data_counter <= 0;</pre>
151
             uart_state <= IDLE;</pre>
152
             uart_buffer <= (OTHERS => '0');
153
             write_counter <= 0;</pre>
154
155
             addr scale counter <= 0;
             set_scale_state <= SET_SCALE;</pre>
156
             scale_buffer <= (OTHERS => '0'));
157
             shift_buffer <= (OTHERS => 0);
158
             iter offs <= 0;</pre>
159
             offset_counter <= 0;
160
161
             out_result_valid <= '0';</pre>
             out_result_reg <= (OTHERS => to_signed(0,
162

    result_mult(0, 0) 'length)));
             mult_data <= (OTHERS => '0');
163
             mult_data_valid <= '0';</pre>
164
165
             wait_counter <= 0;</pre>
           ELSE
166
             set_scale_state <= set_scale_state_nxt;</pre>
167
             iter_offs <= iter_offs_nxt;</pre>
168
             addr scale_counter <= addr_scale_counter_nxt;</pre>
169
             scale_buffer <= scale_buffer_nxt;</pre>
170
             shift <= shift_nxt;</pre>
171
172
             scale <= scale_nxt;</pre>
             counter <= counter_nxt;</pre>
173
             result_mult <= result_mult_nxt;</pre>
174
175
             result <= result_nxt;
             result_valid <= result_valid_nxt;
176
             result_mult_valid <= result_mult_valid_nxt;</pre>
177
             read_counter <= read_counter_nxt;</pre>
178
```

```
uart_state <= uart_state_nxt;</pre>
179
              data_counter <= data_counter_nxt;</pre>
180
              uart_buffer <= uart_buffer_nxt;</pre>
181
182
              write_counter <= write_counter_nxt;</pre>
183
              shift_buffer <= shift_buffer_nxt;</pre>
              offset_counter <= offset_counter_nxt;</pre>
184
              out_result_valid <= out_result_valid_nxt;</pre>
185
              out_result_reg <= out_result_reg_nxt;
186
              mult data <= mult data nxt;</pre>
187
              mult_data_valid <= mult_data_valid_nxt;</pre>
188
              wait_counter <= wait_counter_nxt;</pre>
189
            END IF;
190
         END IF;
191
192
193
       END PROCESS;
194
195
       --requants
       requant_pipeline : PROCESS (ALL)
196
         VARIABLE out_var : unsigned(DATA_WIDTH - 1 DOWNTO 0);
197
198
       BEGIN
         we <= '0';
199
         waddr <= (OTHERS => '0');
200
         ena <= '0';
201
         result_valid_nxt <= '0';
202
         din <= (OTHERS => '0');
203
         write_counter_nxt <= write_counter;</pre>
204
205
         result_mult_valid_nxt <= '0';</pre>
         result_nxt <= result;
206
         result_mult_nxt <= result_mult;</pre>
207
         out_result_valid_nxt <= '0';</pre>
208
209
         mult_data_nxt <= ofms_in.data;</pre>
         mult_data_valid_nxt <= ofms_in.valid;</pre>
210
211
         IF mult_data_valid = '1' THEN
212
            FOR ofm IN 0 TO PARALLEL_OFMS - 1 LOOP
213
              FOR I IN 0 TO PE_COLUMNS - 1 LOOP
214
                 result_mult_nxt(ofm, I) <= signed(mult_data(ACC_DATA_WIDTH</pre>
215
                 \hookrightarrow * (I + 1 + ofm * PE_COLUMNS) - 1 DOWNTO ACC_DATA_WIDTH
                 \hookrightarrow * (I + ofm * PE_COLUMNS))) * scale(ofm);
                 debug 2(ofm, I) <=</pre>
216
                 \hookrightarrow \quad \textbf{signed} \, (\texttt{mult\_data} \, (\texttt{ACC\_DATA\_WIDTH} \star \, (\texttt{I+1+ofm} \star \texttt{PE\_COLUMNS}) \, -1)

    downto ACC_DATA_WIDTH*(I+ofm*PE_COLUMNS)));

              END LOOP;
217
            END LOOP;
218
            result_mult_valid_nxt <= '1';
219
220
         END IF;
221
222
          -- this is added for better DSP inference (extra register stage
          → -> power savings)
```

```
-- this doesn't work if compiled with to relaxed constraints (see
223
         out_result_reg_nxt <= result_mult;
224
        IF result_mult_valid = '1' THEN
225
226
          out_result_valid_nxt <= '1';
        END IF;
227
228
        IF out_result_valid = '1' THEN
229
          result valid nxt <= '1';
230
          FOR ofm IN 0 TO PARALLEL OFMS - 1 LOOP
231
            FOR I IN 0 TO PE_COLUMNS - 1 LOOP
232
               result_nxt(ofm, I) <=
233
               → round_away_from_zero(out_result_reg(ofm, I),
               \hookrightarrow shift(ofm));
234
               -- debug(I) <= shift_right(result_mult(I), shift);</pre>
235
            END LOOP;
          END LOOP;
236
        END IF;
237
        waddr <= (OTHERS => '0');
238
239
        IF result_valid = '1' THEN
240
          we <= '1';
241
          ena <= '1';
242
          IF write_counter = OFM_SIZE_IFMAP - 1 THEN
243
244
            write_counter_nxt <= 0;</pre>
          ELSE
245
            write_counter_nxt <= write_counter + 1;</pre>
246
          END IF;
247
          waddr <= STD_LOGIC_VECTOR(to_unsigned(write_counter + iter_offs</pre>
248

    * OFM_SIZE_IFMAP, waddr'length));
249
          FOR ofm IN 0 TO PARALLEL OFMS - 1 LOOP
            FOR I IN 0 TO PE_COLUMNS - 1 LOOP
250
251
               out_var := to_unsigned(to_integer(result(ofm, I)) +
252

    ofm_quant, DATA_WIDTH);
253
               din(DATA_WIDTH * (I + 1 + ofm * PE_COLUMNS) - 1 DOWNTO
               \hookrightarrow DATA_WIDTH * (I + ofm * PE_COLUMNS)) <=
               --out_var :=
254
               → to_unsigned(to_integer(result(I)+ofm_quant),DATA_WIDTH);
255
               debug(ofm, I) <= out_var;</pre>
            END LOOP;
256
          END LOOP;
257
        END IF;
258
        CASE(uart_state) IS
259
260
          WHEN IDLE =>
261
          WHEN OTHERS =>
262
          ena <= '1';
263
```

```
END CASE;
264
      END PROCESS;
265
266
267
       --prepares the needed shift and scale values
268
       addr : PROCESS (ALL)
      BEGIN
269
         counter_nxt <= counter;</pre>
270
         IF ofms_in.valid = '1' THEN
271
           counter nxt <= counter + 1;</pre>
272
273
         END IF:
         IF counter = OFM_SIZE_IFMAP - 1 THEN
274
275
           counter_nxt <= 0;</pre>
         END IF;
276
         set_scale_state_nxt <= set_scale_state;</pre>
277
278
         addr_scale_counter_nxt <= 0;</pre>
279
         addr_ofm <= 0;
         scale_nxt <= scale;</pre>
280
         shift_nxt <= shift;</pre>
281
         iter_offs_nxt <= iter_offs;</pre>
282
283
         offset_counter_nxt <= 0;
284
         shift_nxt <= shift;</pre>
         scale_buffer_nxt <= scale_buffer;</pre>
285
         shift_buffer_nxt <= shift_buffer;</pre>
286
         wait_counter_nxt <= 0;</pre>
287
         CASE(set_scale_state) IS
288
289
           WHEN IDLE =>
290
           IF counter = OFM_SIZE_IFMAP - 1 THEN
291
              set_scale_state_nxt <= WAIT_STATE;</pre>
292
           END IF;
293
294
           WHEN WAIT STATE =>
           IF wait_counter = 100 THEN
295
              set_scale_state_nxt <= SET_OFFSET;</pre>
296
           ELSE
297
298
              wait_counter_nxt <= wait_counter + 1;</pre>
299
           END IF;
300
           WHEN SET_OFFSET =>
301
302
           IF offset_counter = OFFSET_DELAY - 1 THEN
              set_scale_state_nxt <= SET_SCALE;</pre>
303
              IF (iter_offs + 1) * PARALLEL_OFMS = MAX_OFMS THEN
304
                iter_offs_nxt <= 0;</pre>
305
              ELSE
306
                iter_offs_nxt <= iter_offs + 1;</pre>
307
              END IF;
308
309
           ELSE
              offset_counter_nxt <= offset_counter + 1;</pre>
311
           END IF;
312
```

```
WHEN SET_SCALE =>
313
           IF addr_scale_counter = PARALLEL_OFMS + 4 THEN
314
315
             set_scale_state_nxt <= IDLE;</pre>
316
              scale_nxt <= scale_buffer;</pre>
317
             shift_nxt <= shift_buffer;</pre>
           ELSE
318
             addr_scale_counter_nxt <= addr_scale_counter + 1;</pre>
319
           END IF;
320
           IF addr scale counter > 0 AND addr scale counter <</pre>
321
            → PARALLEL_OFMS + 1 THEN
             scale_buffer_nxt (addr_scale_counter - 1) <=</pre>
322

    signed(dout_scale);

             shift_buffer_nxt(addr_scale_counter - 1) <=</pre>
323
              → to_integer(unsigned(dout_shift));
324
           END IF;
325
           IF addr_scale_counter < PARALLEL_OFMS THEN</pre>
             addr_ofm <= addr_scale_counter + iter_offs * PARALLEL_OFMS;</pre>
326
           END IF;
327
         END CASE;
328
329
      END PROCESS;
330
       -- process for communicating with the UART unit
331
      write_out_over_UART : PROCESS (ALL)
332
         VARIABLE uart_buffer_var : STD_LOGIC_VECTOR(VAlUES_WIDTH *
333
         → DATA_WIDTH - 1 DOWNTO 0);
      BEGIN
334
335
         read_counter_nxt <= 0;</pre>
         to_uart.valid <= '0';
336
         to_uart.data <= (OTHERS => '0');
337
338
         uart_state_nxt <= uart_state;</pre>
339
         data_counter_nxt <= data_counter;</pre>
         uart_buffer_nxt <= uart_buffer;</pre>
340
         IF read_counter < MAX_ADDR_DATA THEN</pre>
341
           raddr_int <= read_counter;</pre>
342
343
         ELSE
344
           raddr_int <= 0;
         END IF;
345
346
347
         CASE(uart_state) IS
348
           WHEN IDLE =>
349
           to_uart.valid <= '0';</pre>
350
           IF from_uart.want_data_ofm = '1' THEN
351
             uart_state_nxt <= LOAD_DATA;</pre>
352
353
354
           ELSE
             uart_state_nxt <= IDLE;</pre>
355
           END IF;
356
```

357

```
WHEN LOAD_DATA =>
358
           read_counter_nxt <= read_counter;</pre>
359
           uart_buffer_var := dout;
360
361
           data_counter_nxt <= 0;</pre>
362
           IF from_uart.ready = '1' THEN
             IF 0 = PARALLEL_DATA - 1 THEN
363
               data_counter_nxt <= 0;</pre>
364
             ELSE
365
366
               data counter nxt <= 1;
             END IF:
367
             to_uart.data <= uart_buffer_var(DATA_WIDTH - 1 DOWNTO 0);</pre>
368
369
             to_uart.valid <= '1';
370
371
372
             uart_buffer_nxt <= uart_buffer_var;</pre>
             FOR ofm IN 0 TO PARALLEL_OFMS - 1 LOOP
373
               FOR I IN 0 TO PE_COLUMNS - 1 LOOP
374
                 debug_uart_buffer(ofm, I) <= uart_buffer_var(DATA_WIDTH *</pre>
375

    + ofm * PE_COLUMNS));
               END LOOP;
376
             END LOOP;
377
             IF 0 = PARALLEL_DATA - 1 THEN
378
               uart_state_nxt <= LOAD_DATA;</pre>
379
380
             ELSE
               uart_state_nxt <= STATIONARY;</pre>
381
             END IF;
382
383
             IF read_counter = MAX_ADDR_DATA THEN
384
               read_counter_nxt <= 0;</pre>
385
               uart_state_nxt <= FINISHED;</pre>
386
             ELSE
387
               read_counter_nxt <= read_counter + 1;</pre>
388
             END IF;
389
390
           END IF;
391
           WHEN FINISHED =>
           to_uart.valid <= '0';</pre>
392
393
           WHEN STATIONARY =>
394
395
           read_counter_nxt <= read_counter;</pre>
           IF from_uart.ready = '1' THEN
396
             to_uart.data <= uart_buffer(DATA_WIDTH * (data_counter + 1) -</pre>
397
             → 1 DOWNTO DATA_WIDTH * data_counter);
             to uart.valid <= '1';
398
             IF data_counter = PARALLEL_DATA - 1 THEN
399
               uart_state_nxt <= LOAD_DATA;</pre>
400
             ELSE
401
402
               data_counter_nxt <= data_counter + 1;</pre>
             END IF;
403
```

```
404
          END IF;
        END CASE;
405
406
      END PROCESS;
407
408
409
      --scale memory
      scales_mem : ENTITY work.rams_init_file
410
        GENERIC MAP (
411
         FILENAME => "scales.data",
412
          ADDRW => 10, --255*3
413
          DATAW => 32,
414
          DEPTH => MAX_OFMS * MAX_RATE
415
        )
416
        PORT MAP (
417
418
          clk => clk,
419
          addr => STD_LOGIC_VECTOR(to_unsigned(addr_ofm, 10)),
          dout => dout_scale
420
421
        );
422
      shift_mem : ENTITY work.rams_init_file
423
424
        GENERIC MAP (
          FILENAME => "shift.data",
425
          ADDRW => 10, --255*3
426
          DATAW => DATA_WIDTH,
427
          DEPTH => MAX_OFMS * MAX_RATE
428
429
        )
        PORT MAP (
430
431
          clk => clk,
          addr => STD LOGIC VECTOR(to unsigned(addr ofm, 10)),
432
          dout => dout_shift
433
434
        );
435
      --ofm memory
      rams_sdp_record_i : ENTITY work.rams_sdp_record
436
        GENERIC MAP (
437
438
          A_WID => A_WID,
439
          D_WID => PARALLEL_OFMS * PE_COLUMNS * DATA_WIDTH,
440
          DEPTH => MAX_ADDR_DATA
        )
441
        PORT MAP (
442
          clk => clk,
443
          we => we
444
          ena => ena,
445
          raddr => STD_LOGIC_VECTOR(to_unsigned(raddr_int, A_WID)),
446
          waddr => waddr,
447
          din => din,
448
          dout => dout
449
        );
451 END ARCHITECTURE;
```

PE/accum.vhd

```
1 LIBRARY ieee;
   USE ieee.std logic 1164.ALL;
  USE ieee.numeric_std.ALL;
3
4 USE work.core_pck.ALL;
  ENTITY accum_unit IS
6
     GENERIC (
7
       ACC_DATA_WIDTH : NATURAL := 24;
8
9
       DATA_WIDTH_RESULT : NATURAL := 18
10
     );
     PORT (
11
12
       reset, clk : IN STD_LOGIC;
13
       new psum : IN STD LOGIC;
14
       new_ifmap : IN STD_LOGIC;
15
       finished_in : IN STD_LOGIC;
16
       finished_out : OUT STD_LOGIC;
17
18
       psum_in : IN signed(ACC_DATA_WIDTH - 1 DOWNTO 0);
       psum_out : OUT signed(ACC_DATA_WIDTH - 1 DOWNTO 0);
19
20
       result : IN signed (DATA_WIDTH_RESULT - 1 DOWNTO 0);
       valid : IN STD LOGIC
21
22
     );
23 END ENTITY;
24
25
  ARCHITECTURE arch OF accum_unit IS
     SIGNAL finished_reg, finished, finished_nxt : STD_LOGIC;
26
     TYPE psum_array IS ARRAY (0 TO 1) OF signed (ACC_DATA_WIDTH - 1
27
      \hookrightarrow DOWNTO 0);
28
     SIGNAL psum, psum_nxt : psum_array;
     SIGNAL swap, swap_nxt : STD_LOGIC_VECTOR(0 DOWNTO 0);
29
  BEGIN
30
     sync : PROCESS (clk, reset)
31
     BEGIN
32
       IF reset = '0' THEN
33
         psum <= (OTHERS => (OTHERS => '0'));
34
         swap <= "0";
35
         finished <= '0';</pre>
36
       ELSIF rising_edge(clk) THEN
37
38
         psum <= psum_nxt;</pre>
          finished_reg <= finished;</pre>
40
         swap <= swap_nxt;</pre>
         finished <= finished_nxt;</pre>
41
       END IF;
42
43
     END PROCESS;
44
     -- is double buffered and while accumulating one psum the other one

→ is read and swapped out
```

```
state : PROCESS (ALL)
46
       VARIABLE swap_int, not_swap_int : NATURAL;
47
48
     BEGIN
49
        swap_int := to_integer(unsigned(swap));
50
        not_swap_int := to_integer(unsigned(NOT(swap)));
       psum_nxt <= psum;</pre>
51
        swap_nxt <= swap;</pre>
52
        IF new_psum = '1' THEN
53
         psum_nxt(not_swap_int) <= psum_in;</pre>
54
       END IF;
55
56
        IF new_ifmap = '1' THEN
57
         swap_nxt <= NOT(swap);</pre>
58
       END IF;
59
        IF valid = '1' THEN
60
         psum_nxt(swap_int) <= psum(swap_int) + resize(result,</pre>
61

    ACC_DATA_WIDTH);

       END IF;
62
        finished_nxt <= finished_in;</pre>
63
64
        finished_out <= finished;</pre>
       psum_out <= psum(not_swap_int);</pre>
65
66
     END PROCESS;
67
68
  END ARCHITECTURE;
69
   PE/fetch_unit.vhd
  LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
3
  USE ieee.numeric_std.ALL;
  USE work.core_pck.ALL;
5
   USE work.fetch unit pck.ALL;
7
8
   -- The fetch unit is responsible for extracting the next valid index
9
   -- (neither weight and ifmap equal to zero)
10
   ENTITY fetch_unit IS
11
     GENERIC (
12
       COMPARISON_BITVEC_WIDTH : NATURAL := 18
13
14
     );
     PORT (
15
       reset, clk : IN STD_LOGIC;
16
        finished : OUT STD_LOGIC;
17
       new_kernels : IN STD_LOGIC;
18
       new_ifmaps : IN STD_LOGIC;
19
        kernel_bitvecs, ifmap_bitvecs : IN STD_LOGIC_VECTOR (FILTER_PER_PE
20
        \hookrightarrow - 1 DOWNTO 0);
```

```
index : OUT NATURAL RANGE 0 TO FILTER_PER_PE - 1;
21
       valid : OUT STD LOGIC
22
     );
23
24
   END fetch_unit;
  ARCHITECTURE arch OF fetch_unit IS
26
     SIGNAL state, state_nxt : state_type;
27
28
     SIGNAL kernel_bitvecs_reg, kernel_bitvecs_reg_storage,

→ kernel bitvecs reg storage nxt, kernel bitvecs reg nxt :

→ STD LOGIC VECTOR (FILTER PER PE - 1 DOWNTO 0);

     SIGNAL ifmap_bitvecs_reg, ifmap_bitvecs_reg_nxt :
29

    STD_LOGIC_VECTOR(FILTER_PER_PE - 1 DOWNTO 0);

     CONSTANT MAX_COUNTER : NATURAL :=

→ FILTER_PER_PE/COMPARISON_BITVEC_WIDTH;

31
     SIGNAL index_reg, index_reg_nxt : NATURAL RANGE 0 TO FILTER_PER_PE

→ + COMPARISON_BITVEC_WIDTH;
32
  BEGIN
33
34
35
     sync : PROCESS (clk, reset)
     BEGIN
36
       IF reset = '0' THEN
37
         state <= LOADING_VALUES;</pre>
38
         ifmap_bitvecs_reg <= (OTHERS => '0');
39
         kernel_bitvecs_reg <= (OTHERS => '0');
40
         index_reg <= 0;
41
         kernel_bitvecs_reg_storage <= (OTHERS => '0');
42
       ELSIF rising_edge(clk) THEN
43
          state <= state_nxt;</pre>
44
         kernel_bitvecs_reg <= kernel_bitvecs_reg_nxt;</pre>
45
         ifmap_bitvecs_reg <= ifmap_bitvecs_reg_nxt;</pre>
46
          index_reg <= index_reg_nxt;</pre>
47
         kernel_bitvecs_reg_storage <= kernel_bitvecs_reg_storage_nxt;</pre>
48
       END IF;
49
     END PROCESS;
50
51
     -- see thesis for documentation
52
     state_process : PROCESS (ALL)
53
       VARIABLE comp_window : STD_LOGIC_VECTOR (COMPARISON_BITVEC_WIDTH -
        \hookrightarrow 1 DOWNTO 0);
       VARIABLE valid_var : STD_LOGIC;
55
       VARIABLE index_var : NATURAL RANGE 0 TO COMPARISON_BITVEC_WIDTH -
56
        \hookrightarrow 1;
       VARIABLE index comp : NATURAL RANGE 0 TO FILTER PER PE +
57

→ COMPARISON_BITVEC_WIDTH - 1;

58
     BEGIN
       valid_var := '0';
59
       state_nxt <= state;</pre>
60
       valid <= '0';</pre>
61
```

```
finished <= '0';</pre>
62
         ifmap_bitvecs_reg_nxt <= ifmap_bitvecs_reg;</pre>
63
         kernel_bitvecs_reg_storage_nxt <= kernel_bitvecs_reg_storage;</pre>
64
65
         kernel_bitvecs_reg_nxt <= kernel_bitvecs_reg;</pre>
66
         index <= 0;
         index_reg_nxt <= 0;</pre>
67
         CASE(state) IS
68
69
           WHEN LOADING VALUES =>
70
           kernel_bitvecs_reg_nxt <= kernel_bitvecs_reg_storage;</pre>
71
           IF new_kernels = '1' THEN
72
              kernel_bitvecs_reg_nxt <= kernel_bitvecs;</pre>
73
              kernel_bitvecs_reg_storage_nxt <= kernel_bitvecs;</pre>
74
           ELSIF new_ifmaps = '1' THEN
75
76
              ifmap_bitvecs_reg_nxt <= ifmap_bitvecs;</pre>
77
             state_nxt <= PROCESSING;</pre>
           END IF;
78
           finished <= '1';</pre>
79
80
81
           WHEN PROCESSING =>
           comp_window := kernel_bitvecs_reg((COMPARISON_BITVEC_WIDTH) - 1
82
            \hookrightarrow DOWNTO 0) AND ifmap_bitvecs_reg((COMPARISON_BITVEC_WIDTH) -
            \hookrightarrow 1 DOWNTO 0);
           mask_last(comp_window, index_var, valid_var);
83
84
           index_comp := index_var + index_reg;
           kernel_bitvecs_reg_nxt <=</pre>
85

→ STD_LOGIC_VECTOR (shift_right (unsigned (kernel_bitvecs_reg)),

            \hookrightarrow index_var + 1));
           ifmap_bitvecs_reg_nxt <=</pre>
86

→ STD_LOGIC_VECTOR (shift_right (unsigned (ifmap_bitvecs_reg)),

            \rightarrow index_var + 1));
           IF index_comp < FILTER_PER_PE THEN</pre>
87
             valid <= valid_var;</pre>
88
           ELSE
89
             state_nxt <= LOADING_VALUES;</pre>
90
91
             valid <= '0';</pre>
             index_comp := 0;
92
             finished <= '1';</pre>
93
           END IF;
95
           index <= index_comp;</pre>
           index_reg_nxt <= index_comp + 1;</pre>
96
         END CASE;
97
      END PROCESS;
98
99
   END ARCHITECTURE;
100
```

PE/fetch_unit_pck.vhd

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.numeric_std.ALL;
4 USE work.core_pck.ALL;
5 USE work.pe_pack.ALL;
6
  PACKAGE fetch_unit_pck IS
7
8
    TYPE state_type IS (LOADING_VALUES, PROCESSING);
    PROCEDURE mask_last (VARIABLE bitvec_var : INOUT
10

→ STD_LOGIC_VECTOR (COMPARISON_BITVEC_WIDTH - 1 DOWNTO 0);

    VARIABLE index_var : OUT NATURAL RANGE 0 TO COMPARISON_BITVEC_WIDTH
     \hookrightarrow - 1;
    VARIABLE valid_var : OUT STD_LOGIC);
12
13 END PACKAGE;
  PACKAGE BODY fetch_unit_pck IS
14
15
    PROCEDURE mask_last (VARIABLE bitvec_var : INOUT
16
     VARIABLE index_var : OUT NATURAL RANGE 0 TO COMPARISON_BITVEC_WIDTH

→ 1;
    VARIABLE valid_var : OUT STD_LOGIC) IS
18
19 BEGIN
20
    valid_var := '0';
    index_var := COMPARISON_BITVEC_WIDTH - 1;
2.1
    FOR I IN bitvec_var'low TO bitvec_var'high LOOP
22
      IF bitvec_var(I) = '1' THEN
24
        valid_var := '1';
        index_var := I;
25
        --bitvec_var(I) := '0';
26
27
        EXIT;
      END IF;
28
    END LOOP;
29
30
31 END PROCEDURE;
32 END PACKAGE BODY;
  PE/mult.vhd
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE ieee.numeric_std.ALL;
4 USE work.core_pck.ALL;
5 ENTITY mult_unit IS
    GENERIC (
6
      DATA_WIDTH_RESULT : NATURAL := 18
7
    );
```

```
PORT (
       clk : IN STD_LOGIC;
10
       reset : IN STD_LOGIC;
11
12
       finished_in : IN STD_LOGIC;
13
       finished_out : OUT STD_LOGIC;
       new_kernels : IN STD_LOGIC;
14
       new_ifmaps : IN STD_LOGIC;
15
       data : IN STD LOGIC VECTOR (DATA WIDTH * FILTER PER PE - 1 DOWNTO
16
       ifmap zero offset : IN STD LOGIC VECTOR (DATA WIDTH - 1 DOWNTO 0);
17
       index : IN NATURAL RANGE 0 TO FILTER_PER_PE - 1;
18
       valid : IN STD LOGIC;
19
       valid_out : OUT STD_LOGIC;
20
       result_out : OUT signed (DATA_WIDTH_RESULT - 1 DOWNTO 0)
21
22
     );
   END ENTITY;
23
24
   ARCHITECTURE arch OF mult_unit IS
25
     TYPE kernel_reg_type IS ARRAY (0 TO FILTER_PER_PE - 1) OF
26

    signed(DATA_WIDTH - 1 DOWNTO 0);

     TYPE ifmap_reg_type IS ARRAY (0 TO FILTER_PER_PE - 1) OF
27

    unsigned(DATA_WIDTH - 1 DOWNTO 0);

     SIGNAL kernel_value_reg, kernel_value_reg_nxt : kernel_reg_type;
28
     SIGNAL ifmap_value_reg, ifmap_value_reg_nxt : ifmap_reg_type;
29
     SIGNAL ifmap_reg_signed, ifmap_reg_signed_nxt : signed(DATA_WIDTH -
30
     \hookrightarrow 1 + 1 DOWNTO 0);
     SIGNAL ifmap_zero_reg_nxt, ifmap_zero_reg : unsigned (DATA_WIDTH - 1
31
      \hookrightarrow DOWNTO 0);
     SIGNAL valid_mult, valid_mult_nxt, valid_result, valid_result_nxt,
32

→ finished_result, finished_result_nxt, finished_prep_nxt,

      SIGNAL result, result_nxt : signed(DATA_WIDTH_RESULT - 1 DOWNTO 0);
33
     SIGNAL weight_reg_signed_nxt, weight_reg_signed : signed (DATA_WIDTH
34
      \hookrightarrow - 1 + 1 DOWNTO 0);
35
   BEGIN
     sync : PROCESS (clk, reset)
36
     BEGIN
37
       IF reset = '0' THEN
38
         kernel_value_reg <= (OTHERS => '0'));
39
         ifmap value reg <= (OTHERS => (OTHERS => '0'));
40
         ifmap_req_signed <= (OTHERS => '0');
41
         ifmap_zero_reg <= (OTHERS => '0');
42
         valid_mult <= '0'</pre>
43
         valid result <= '0';</pre>
44
         weight_reg_signed <= (OTHERS => '0');
45
         result <= (OTHERS => '0');
46
         finished_prep <= '0';
47
         finished result <= '0';
48
49
```

```
ELSIF rising_edge(clk) THEN
50
          kernel_value_reg <= kernel_value_reg_nxt;</pre>
51
          ifmap_value_reg <= ifmap_value_reg_nxt;</pre>
52
53
          ifmap_reg_signed <= ifmap_reg_signed_nxt;</pre>
54
          ifmap_zero_reg <= ifmap_zero_reg_nxt;</pre>
          valid_mult <= valid_mult_nxt;</pre>
55
          valid_result <= valid_result_nxt;</pre>
56
57
          weight_reg_signed <= weight_reg_signed_nxt;</pre>
          result <= result nxt;
58
          finished_prep <= finished_prep_nxt;</pre>
59
          finished_result <= finished_result_nxt;</pre>
60
        END IF;
     END PROCESS;
62
63
64
      -- fetches and stores
     new_data : PROCESS (ALL)
65
     BEGIN
66
        kernel_value_reg_nxt <= kernel_value_reg;</pre>
67
        ifmap_value_reg_nxt <= ifmap_value_reg;</pre>
68
69
        ifmap_zero_reg_nxt <= unsigned(ifmap_zero_offset);</pre>
70
        IF new_kernels = '1' THEN
71
          FOR I IN 0 TO FILTER_PER_PE - 1 LOOP
72
            kernel_value_reg_nxt(I) <= signed(data(DATA_WIDTH * (I + 1) -</pre>
73
             END LOOP;
74
        ELSIF new_ifmaps = '1' THEN
75
          FOR I IN 0 TO FILTER_PER_PE - 1 LOOP
76
            ifmap_value_reg_nxt(I) <= unsigned(data(DATA_WIDTH * (I + 1)</pre>
77
             → - 1 DOWNTO DATA_WIDTH * I));
78
          END LOOP;
        END IF;
79
     END PROCESS;
80
81
82
      --multiplication pipeline
     mult : PROCESS (ALL)
83
     BEGIN
84
        valid_out <= '0';</pre>
85
        valid_mult_nxt <= valid;</pre>
86
        result nxt <= (OTHERS => '0');
87
        ifmap_reg_signed_nxt <= (OTHERS => '0');
88
        weight_reg_signed_nxt <= (OTHERS => '0');
89
        valid_result_nxt <= '0';</pre>
        finished_prep_nxt <= finished_in;</pre>
91
        finished_result_nxt <= finished_prep;</pre>
92
93
        finished_out <= finished_result;</pre>
        IF valid = '1' THEN
```

```
ifmap_req_signed_nxt <=</pre>
95
        96
        weight_reg_signed_nxt <= resize(kernel_value_reg(index),</pre>

    weight_reg_signed'length);

      END IF;
97
      IF valid_mult = '1' THEN
98
99
        result_nxt <= ifmap_reg_signed * weight_reg_signed;
        valid result nxt <= valid mult;</pre>
100
      END IF:
101
      valid_out <= valid_result;</pre>
102
      result_out <= result;
103
     END PROCESS;
104
105
106
  END ARCHITECTURE;
```

PE/pe.vhd

```
-- The PE
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.ALL;
4 USE ieee.numeric std.ALL;
5 USE work.core_pck.ALL;
  USE work.pe_pack.ALL;
6
8
  ENTITY pe IS
9
    PORT (
       reset, clk : IN STD_LOGIC;
10
11
       new_kernels : IN STD_LOGIC;
      new_ifmaps : IN STD_LOGIC;
12
       new_psum : IN STD_LOGIC;
13
       psum_in : IN signed(ACC_DATA_WIDTH - 1 DOWNTO 0);
14
       bus_to_pe : IN STD_LOGIC_VECTOR(BUSSIZE - 1 DOWNTO 0);
15
       psum : OUT signed(ACC_DATA_WIDTH - 1 DOWNTO 0);
16
       mult_counter : OUT unsigned(EXEC_COUNTER_WIDTH - 1 DOWNTO 0);
17
       ifmap_zero_offset : IN STD_LOGIC_VECTOR(DATA_WIDTH - 1 DOWNTO 0);
18
       finished_ifmaps : OUT STD_LOGIC
19
     );
20
  END ENTITY;
21
22
   ARCHITECTURE arch OF pe IS
23
24
     SIGNAL valid_from_fetch, valid_from_mult, finished_from_mult,
25
     SIGNAL index : NATURAL RANGE 0 TO FILTER_PER_PE - 1;
26
     SIGNAL result : signed(DATA_WIDTH_RESULT - 1 DOWNTO 0);
27
     ALIAS bitvecs : STD_LOGIC_VECTOR (FILTER_PER_PE - 1 DOWNTO 0) IS
28

    bus_to_pe(FILTER_PER_PE - 1 DOWNTO 0);
```

```
ALIAS data : STD_LOGIC_VECTOR (FILTER_PER_PE * DATA_WIDTH - 1 DOWNTO
      → 0) IS bus_to_pe(FILTER_PER_PE * DATA_WIDTH - 1 + FILTER_PER_PE
      \hookrightarrow DOWNTO FILTER_PER_PE);
30
31
   BEGIN
     f_as : PROCESS (ALL)
32
     BEGIN
33
       finished_ifmaps <= finished_from_fetch;</pre>
34
     END PROCESS;
35
36
     fetch_unit_i : ENTITY work.fetch_unit
37
       GENERIC MAP (
38
          COMPARISON_BITVEC_WIDTH => COMPARISON_BITVEC_WIDTH
39
       )
40
41
       PORT MAP (
42
         reset => reset,
         clk => clk,
43
         finished => finished_from_fetch,
44
         new_kernels => new_kernels,
45
46
         new_ifmaps => new_ifmaps,
47
         kernel_bitvecs => bitvecs,
         ifmap_bitvecs => bitvecs,
48
         index => index,
49
         valid => valid_from_fetch
50
51
       );
52
     mult_unit_i : ENTITY work.mult_unit
53
       GENERIC MAP (
54
         DATA WIDTH RESULT => DATA WIDTH RESULT
55
56
57
       PORT MAP (
         clk => clk,
58
         reset => reset,
59
          finished_in => finished_from_fetch,
60
          finished_out => finished_from_mult,
61
62
         new_kernels => new_kernels,
         new_ifmaps => new_ifmaps,
63
         data => data,
64
         ifmap_zero_offset => ifmap_zero_offset,
65
         index => index,
66
         valid => valid_from_fetch,
67
         valid_out => valid_from_mult,
68
         result_out => result
69
70
       );
71
72
     accum_unit_i : ENTITY work.accum_unit
       GENERIC MAP (
73
         ACC_DATA_WIDTH => ACC_DATA_WIDTH,
74
         DATA_WIDTH_RESULT => DATA_WIDTH_RESULT
75
```

```
76
        PORT MAP (
77
          reset => reset,
78
          clk => clk,
79
80
          new_psum => new_psum,
          new_ifmap => new_ifmaps,
81
          finished_in => finished_from_mult,
82
          finished_out => finished,
83
         psum_in => psum_in,
84
          psum_out => psum,
85
          result => result,
86
          valid => valid_from_mult
87
        );
88
89
90
     mult_cp : PROCESS (clk, reset)
91
     BEGIN
       IF reset = '0' THEN
92
         mult_counter <= (OTHERS => '0');
93
       ELSIF rising_edge(clk) THEN
94
95
         mult_counter <= mult_counter;</pre>
          IF valid_from_mult = '1' THEN
96
            mult_counter <= mult_counter + 1;</pre>
97
          END IF;
98
99
        END IF;
      END PROCESS;
100
101 END ARCHITECTURE;
   peripherals/in_unit_bram.vhd
   LIBRARY ieee;
 1
   USE ieee.std_logic_1164.ALL;
 2
 3
 4 USE ieee.numeric_std.ALL;
 5 USE work.core_pck.ALL;
   USE work.control_pck.ALL;
   USE work.top_types_pck.ALL;
 7
   USE IEEE.math_real.ALL;
 8
 9
   ENTITY in_unit IS
10
11
    GENERIC (
        PARALLEL_OFMS : NATURAL := 3;
12
        MAX_OFMS : NATURAL := 255;
13
       MAX_RATE : NATURAL := 3;
14
        PE_COLUMNS : NATURAL := 3;
15
       FILTER_DEPTH : NATURAL := 1
16
      );
17
     PORT (
18
        clk : IN STD_LOGIC;
19
        reset : IN STD LOGIC;
20
```

```
in_unit_to_ctrl : OUT in_unit_to_ctrl_type;
21
       ctrl_to_in: IN ctrl_to_in_type
22
23
     );
24
   END ENTITY;
25
   ARCHITECTURE arch OF in unit IS
26
     CONSTANT DEPTH_IFMAP : NATURAL := INTEGER((real(FILTER_DEPTH *
27
      \hookrightarrow IFMAP SIZE * IFMAP SIZE * 72 * 8/(288 * 2))));
     CONSTANT ADDRW IFMAP : NATURAL :=
28
      → INTEGER (ceil(log2(real(FILTER_DEPTH * IFMAP_SIZE * IFMAP_SIZE *
      \hookrightarrow 72 * 8/(288 * 2)))));
     CONSTANT DEPTH_KERNEL : NATURAL := MAX_OFMS * FILTER_DEPTH * 9;
     CONSTANT ADDRW_KERNEL : NATURAL :=
30

→ INTEGER (ceil (log2 (real (DEPTH_KERNEL))));

31
     --the state of the ifmap buffer
     TYPE state_buffer_t IS (IDLE, STATIONARY, OUTS, FINISHED);
32
33
     SIGNAL state_ifmap, state_ifmap_nxt : state_buffer_t;
     --the state of the kernel buffer
34
     SIGNAL state_kernel, state_kernel_nxt : state_buffer_t;
35
36
      --current read addr of ifmap/kernel
     SIGNAL addr_ifmap, addr_ifmap_nxt : NATURAL RANGE 0 TO DEPTH_IFMAP
37
      \hookrightarrow - 1;
     SIGNAL addr_kernel, addr_kernel_nxt : NATURAL RANGE 0 TO
38

    DEPTH_KERNEL - 1;

39
     \textbf{SIGNAL} \  \, \texttt{kernel\_ofm\_counter\_nxt} \  \, : \  \, \textbf{NATURAL} \  \, \textbf{RANGE} \  \, 0
40
      → TO PARALLEL_OFMS - 1 + 1;
     -- ifmap and kernel values
     SIGNAL ifmap : STD LOGIC VECTOR (72 * 8 - 1 DOWNTO 0);
42
     SIGNAL kernel : STD_LOGIC_VECTOR(512 - 1 DOWNTO 0);
43
     -- before providing new kernel values wait at least 100 cycles
44
      → (could also be implemented by simply detecting edge)
     -- 100 is ecessive it need only be ~2, however after kernel update
45
      → it takes at least >1000 cycles until new ones are needed
     SIGNAL wait_counter, wait_counter_nxt : NATURAL RANGE 0 TO 100;
47
     TYPE deb_t IS ARRAY(0 TO 36 - 1) OF STD_LOGIC_VECTOR(DATA_WIDTH - 1
      \hookrightarrow DOWNTO 0);
     SIGNAL debug_ifmap : deb_t;
48
   BEGIN
49
50
     debug : PROCESS (ALL)
51
     BEGIN
52.
       FOR I IN 0 TO 36 - 1 LOOP
53
          debug_ifmap(I) <= ifmap(DATA_WIDTH * (36 - I) - 1 DOWNTO</pre>
54
          \hookrightarrow DATA_WIDTH * (36 - 1 - I));
55
       END LOOP;
56
     END PROCESS;
57
     sync : PROCESS (clk, reset)
```

```
BEGIN
59
         IF reset = '0' THEN
60
           state_ifmap <= IDLE;</pre>
61
62
           state_kernel <= IDLE;</pre>
63
           addr_ifmap <= 0;</pre>
           addr_kernel <= 0;
64
           wait_counter <= 0;</pre>
65
           kernel_ofm_counter <= 0;</pre>
66
         ELSIF rising edge(clk) THEN
67
           state_ifmap <= state_ifmap_nxt;</pre>
68
           state_kernel <= state_kernel_nxt;</pre>
69
           addr_ifmap <= addr_ifmap_nxt;</pre>
70
           addr_kernel <= addr_kernel_nxt;</pre>
71
           kernel_ofm_counter <= kernel_ofm_counter_nxt;</pre>
72
73
           wait_counter <= wait_counter_nxt;</pre>
         END IF;
74
75
      END PROCESS;
76
77
78
      ifmap_out : PROCESS (ALL)
      BEGIN
79
         addr_ifmap_nxt <= 0;</pre>
80
         in_unit_to_ctrl.ifmap_values.valid <= '0';</pre>
81
         in_unit_to_ctrl.ifmap_values.data <= (OTHERS => '0');
82
83
         state_ifmap_nxt <= state_ifmap;</pre>
         in_unit_to_ctrl.ifmaps_loaded <= '0';</pre>
84
         CASE(state_ifmap) IS
85
86
           WHEN IDLE =>
87
           IF ctrl_to_in.load_ifmaps = '1' THEN
88
89
              state_ifmap_nxt <= STATIONARY;</pre>
              addr_ifmap_nxt <= 1;</pre>
90
           END IF;
91
92
           WHEN STATIONARY =>
93
94
           state_ifmap_nxt <= STATIONARY;</pre>
           FOR I IN 0 TO 72 - 1 LOOP
95
              in_unit_to_ctrl.ifmap_values.data((I + 1) * DATA_WIDTH - 1
96
              → DOWNTO DATA_WIDTH * I) <= ifmap((72 - I) * DATA_WIDTH - 1
              \hookrightarrow DOWNTO DATA_WIDTH * (72 - 1 - I));
           END LOOP;
97
           in_unit_to_ctrl.ifmap_values.valid <= '1';</pre>
98
           IF addr_ifmap = DEPTH_IFMAP - 1 THEN
99
              addr ifmap nxt <= 0;
100
              state_ifmap_nxt <= OUTS;</pre>
101
102
           ELSE
              addr_ifmap_nxt <= addr_ifmap + 1;</pre>
103
           END IF;
104
           WHEN OUTS =>
105
```

```
FOR I IN 0 TO 72 - 1 LOOP
106
             in_unit_to_ctrl.ifmap_values.data((I + 1) * DATA_WIDTH - 1
107
              → DOWNTO DATA_WIDTH * I) <= ifmap((72 - I) * DATA_WIDTH - 1
              \rightarrow DOWNTO DATA_WIDTH * (72 - 1 - I));
108
           END LOOP;
           in_unit_to_ctrl.ifmap_values.valid <= '1';</pre>
109
           state_ifmap_nxt <= FINISHED;</pre>
110
111
           WHEN FINISHED =>
112
           in_unit_to_ctrl.ifmaps_loaded <= '1';</pre>
113
           in_unit_to_ctrl.ifmap_values.valid <= '0';</pre>
114
         END CASE;
115
      END PROCESS;
116
      kernel_out : PROCESS (ALL)
117
118
      BEGIN
         state_kernel_nxt <= state_kernel;</pre>
119
         addr_kernel_nxt <= addr_kernel;</pre>
120
         kernel_ofm_counter_nxt <= 0;</pre>
121
         in_unit_to_ctrl.new_kernels <= (OTHERS => '0');
122
123
         in_unit_to_ctrl.kernels_loaded <= '0';</pre>
         wait_counter_nxt <= wait_counter;</pre>
124
         in_unit_to_ctrl.kernel_values <= (OTHERS => '-'));
125
126
         CASE (state_kernel) IS
           WHEN IDLE =>
127
             IF ctrl to in.load kernels = '1' THEN
128
                IF PARALLEL_OFMS = 1 THEN
129
130
                  state_kernel_nxt <= OUTS;</pre>
                ELSE
131
                  state_kernel_nxt <= STATIONARY;</pre>
132
                  IF addr_kernel = DEPTH_KERNEL - 1 THEN
133
                    addr_kernel_nxt <= 0;</pre>
134
                    kernel_ofm_counter_nxt <= 0;</pre>
135
136
                    addr_kernel_nxt <= addr_kernel + 1;</pre>
137
138
                    kernel_ofm_counter_nxt <= 0;</pre>
139
                  END IF;
               END IF;
140
             END IF;
141
           WHEN STATIONARY =>
142
             in_unit_to_ctrl.new_kernels(kernel_ofm_counter) <= '1';</pre>
143
             kernel_ofm_counter_nxt <= kernel_ofm_counter + 1;</pre>
144
             FOR I IN 0 TO 64 - 1 LOOP
145
                in_unit_to_ctrl.kernel_values(I) <=</pre>
146

    signed(kernel(DATA_WIDTH * (64 - I) - 1 DOWNTO)

                \hookrightarrow DATA_WIDTH * (63 - I)));
147
             END LOOP;
             IF kernel_ofm_counter = PARALLEL_OFMS - 2 THEN
148
                state_kernel_nxt <= OUTS;</pre>
149
             ELSE
150
```

```
151
                IF addr_kernel = DEPTH_KERNEL - 1 THEN
                  addr_kernel_nxt <= 0;</pre>
152
                ELSE
153
154
                  addr_kernel_nxt <= addr_kernel + 1;</pre>
155
                END IF;
156
             END IF;
157
           WHEN OUTS =>
158
             FOR I IN 0 TO 64 - 1 LOOP
159
                in_unit_to_ctrl.new_kernels(PARALLEL_OFMS - 1) <= '1';</pre>
160
                in_unit_to_ctrl.kernel_values(I) <=</pre>
161

    signed(kernel(DATA_WIDTH * (64 - I) - 1 DOWNTO)

                \hookrightarrow DATA_WIDTH * (63 - I)));
             END LOOP;
162
163
             state_kernel_nxt <= FINISHED;</pre>
164
             IF addr_kernel = DEPTH_KERNEL - 1 THEN
               addr_kernel_nxt <= 0;</pre>
165
             ELSE
166
                addr_kernel_nxt <= addr_kernel + 1;</pre>
167
168
             END IF;
169
170
           WHEN FINISHED =>
171
             in_unit_to_ctrl.kernels_loaded <= '1';</pre>
172
173
             IF wait_counter = 50 THEN
174
                wait_counter_nxt <= 0;</pre>
175
                state_kernel_nxt <= IDLE;</pre>
176
177
                wait_counter_nxt <= wait_counter + 1;</pre>
178
179
             END IF;
         END CASE;
180
181
      END PROCESS;
182
      ifmap_mem : ENTITY work.rams_init_file
183
184
         GENERIC MAP (
           FILENAME => "ifmaps_mem.data",
185
           ADDRW => ADDRW_IFMAP,
186
187
           DATAW => 72 * 8,
           DEPTH => DEPTH IFMAP
188
         )
189
         PORT MAP (
190
191
           clk => clk,
           addr => STD_LOGIC_VECTOR(to_unsigned(addr_ifmap, ADDRW_IFMAP)),
192
           dout => ifmap
193
194
         );
      kernel_mem : ENTITY work.rams_init_file
195
         GENERIC MAP (
196
           FILENAME => "kernels_mem.data",
197
```

```
ADDRW => ADDRW_KERNEL,
          DATAW => 64 * 8,
199
          DEPTH => DEPTH_KERNEL
200
201
202
        PORT MAP (
203
          clk => clk,
          addr => STD_LOGIC_VECTOR(to_unsigned(addr_kernel,
204

→ ADDRW KERNEL)),

          dout => kernel
205
206
        );
207 END ARCHITECTURE;
    peripherals/uart.vhd
 1 LIBRARY ieee;
 2 USE ieee.std_logic_1164.ALL;
 3 USE ieee.numeric_std.ALL;
 4 USE work.core_pck.ALL;
 5 USE work.control_pck.ALL;
 6 USE work.top_types_pck.ALL;
 8
   -- The uart writes out to the PC
 9
   ENTITY uart_unit IS
     PORT (
10
11
       clk : IN STD LOGIC;
       reset : IN STD LOGIC;
12
       from_uart : OUT from_uart_type;
13
       to_uart : IN to_uart_type;
14
       rx : IN STD_LOGIC;
       tx : OUT STD LOGIC;
16
       finished : IN STD_LOGIC;
17
18
       finished_counters : IN STD_LOGIC
      );
19
20 END ENTITY;
21
22 ARCHITECTURE arch OF uart_unit IS
     COMPONENT axi_uartlite_0
24
       PORT (
25
          s_axi_aclk : IN STD_LOGIC;
26
          s_axi_aresetn : IN STD_LOGIC;
27
          interrupt : OUT STD_LOGIC;
28
          s_axi_awaddr : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
29
          s_axi_awvalid : IN STD_LOGIC; --address valid
30
          s_axi_awready : OUT STD_LOGIC;
31
          s_axi_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
32
          s_axi_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
33
          s_axi_wvalid : IN STD_LOGIC;
34
```

s_axi_wready : OUT STD_LOGIC;

35

```
s_axi_bresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
36
         s_axi_bvalid : OUT STD_LOGIC;
37
         s_axi_bready : IN STD_LOGIC;
38
         s_axi_araddr : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
39
40
         s_axi_arvalid : IN STD_LOGIC;
         s_axi_arready : OUT STD_LOGIC;
41
         s_axi_rdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
42
         s_axi_rresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
43
         s axi rvalid : OUT STD LOGIC;
44
         s_axi_rready : IN STD_LOGIC;
45
         rx : IN STD_LOGIC;
46
47
         tx : OUT STD_LOGIC
48
       );
     END COMPONENT;
49
50
     SIGNAL awvalid, awready, wvalid, wready : STD_LOGIC;
51
     SIGNAL wdata : STD_LOGIC_VECTOR(31 DOWNTO 0);
52
     SIGNAL wstrb, awaddr : STD_LOGIC_VECTOR(3 DOWNTO 0);
53
     TYPE state_t IS (IDLE, INIT, WAIT_ACK, SET_WRITE, WRITE_UART,
54

→ CHECK_FIFO_FULL, CHECK_FIFO_FULL_2, GET_DATA, DEBUG);
     SIGNAL state, state_nxt : state_t;
55
     SIGNAL bvalid : STD_LOGIC;
56
     SIGNAL count, count_nxt : NATURAL;
57
     SIGNAL bresp : STD_LOGIC_VECTOR(1 DOWNTO 0);
58
     SIGNAL arvalid, arready : STD LOGIC;
59
     SIGNAL araddr : STD_LOGIC_VECTOR(3 DOWNTO 0);
60
     SIGNAL rdata : STD_LOGIC_VECTOR(32 - 1 DOWNTO 0);
61
     SIGNAL wrdata_reg, wrdata_reg_nxt : STD_LOGIC_VECTOR(7 DOWNTO 0);
62
   BEGIN
63
64
     sync : PROCESS (clk, reset)
65
       VARIABLE var : NATURAL := 1;
66
     BEGIN
67
       IF reset = '0' THEN
68
         state <= IDLE;</pre>
69
70
         count <= 0;
         wrdata_reg <= (OTHERS => '0');
71
       ELSIF rising_edge(clk) THEN
72
         state <= state_nxt;</pre>
73
         count <= count nxt;</pre>
74
         wrdata_reg <= wrdata_reg_nxt;</pre>
75
       END IF;
76
     END PROCESS;
77
78
     state_p : PROCESS (ALL)
79
80
       VARIABLE debug_count : NATURAL := 0;
     BEGIN
81
       awvalid <= '0';</pre>
82
       awaddr <= "0000";
83
```

```
wstrb <= "0000";
84
         state_nxt <= state;</pre>
85
         wvalid <= '0';</pre>
86
         wdata <= (OTHERS => '0');
87
88
         count_nxt <= count;</pre>
         arvalid <= '0';</pre>
89
         wrdata_reg_nxt <= wrdata_reg;</pre>
90
         from_uart.ready <= '0';</pre>
91
         araddr <= "0000";
92
         CASE (state) IS
93
           WHEN IDLE =>
94
              state_nxt <= INIT;</pre>
           WHEN INIT =>
96
              awaddr <= "1100";
97
              awvalid <= '1';</pre>
98
99
              wstrb <= "0010";
              wdata(8 - 1 DOWNTO 0) <= X"13";</pre>
100
              wvalid <= '1';</pre>
101
              IF wready = '1' THEN
102
                state_nxt <= WAIT_ACK;</pre>
103
104
              END IF;
105
           WHEN WAIT_ACK =>
106
              awvalid <= '0';</pre>
107
              wstrb <= "0010";
108
              wdata(8 - 1 DOWNTO 0) <= X"13";</pre>
109
              wvalid <= '0';</pre>
110
              IF bvalid = '1' THEN
111
                state nxt <= GET DATA;
112
                -- state_nxt <= DEBUG;
113
              END IF;
114
115
                  when DEBUG =>
116
                    from_uart.ready <= '1';</pre>
117
                     state_nxt <= DEBUG;</pre>
118
119
                     if debug_count = 10000 then
120
                          from_uart.ready <= '0';</pre>
                     else
121
122
                          debug_count := debug_count +1;
                     end if;
123
124
           WHEN GET DATA =>
125
              from_uart.ready <= '1';</pre>
126
              IF to_uart.valid = '1' THEN
127
                state_nxt <= SET_WRITE;</pre>
128
129
                wrdata_reg_nxt <= to_uart.data;</pre>
              END IF;
131
           WHEN SET_WRITE =>
132
```

```
133
              awaddr <= "0100";
              awvalid <= '1';</pre>
134
              wdata(8 - 1 DOWNTO 0) <= wrdata_reg_nxt;</pre>
135
136
137
              wvalid <= '1';</pre>
              wstrb <= "0000";
138
              IF wready = '1' THEN
139
                count_nxt <= count + 1;</pre>
140
                state nxt <= WRITE UART;</pre>
141
              END IF;
142
143
           WHEN WRITE_UART =>
144
              awvalid <= '0';</pre>
145
              wvalid <= '0';</pre>
146
              IF bresp = "00" THEN
147
148
                state_nxt <= CHECK_FIFO_FULL;</pre>
              END IF;
149
150
           WHEN CHECK_FIFO_FULL =>
151
              araddr <= "1000";
152
153
              arvalid <= '1';</pre>
              IF arready = '1' THEN
154
                state_nxt <= CHECK_FIFO_FULL_2;</pre>
155
              END IF;
156
157
           WHEN CHECK_FIFO_FULL_2 =>
158
              IF rdata(3) = '0' THEN
159
                state_nxt <= GET_DATA;</pre>
160
              ELSE
161
                state_nxt <= CHECK_FIFO_FULL;</pre>
162
163
              END IF;
           WHEN OTHERS =>
164
         END CASE;
165
      END PROCESS;
166
       out_p : PROCESS (ALL)
167
168
      BEGIN
         from_uart.want_data_ofm <= '0';</pre>
169
         from_uart.want_data_counters <= '0';</pre>
170
         IF finished = '1' THEN
171
           IF finished counters = '1' THEN
172
173
              from_uart.want_data_ofm <= '1';</pre>
174
175
           ELSE
              from_uart.want_data_counters <= '1';</pre>
176
           END IF;
177
178
         END IF;
179
       END PROCESS;
       uartlite_i : axi_uartlite_0
180
      PORT MAP (
181
```

```
s_axi_aclk => clk,
182
        s_axi_aresetn => reset,
183
        interrupt => OPEN,
184
185
        s_axi_awaddr => awaddr,
186
        s_axi_awvalid => awvalid,
        s_axi_awready => awready,
187
        s_axi_wdata => wdata,
188
        s_axi_wstrb => wstrb,
189
        s axi wvalid => wvalid,
190
191
        s_axi_wready => wready,
        s_axi_bresp => bresp,
192
        s_axi_bvalid => bvalid,
193
        s_axi_bready => '1',
194
        s_axi_araddr => araddr,
195
196
        s_axi_arvalid => arvalid,
197
        s_axi_arready => arready,
        s_axi_rdata => rdata,
198
        s_axi_rresp => OPEN,
199
        s_axi_rvalid => OPEN,
200
        s_axi_rready => '1',
        rx => rx,
202
        tx => tx
203
      );
204
205
   END ARCHITECTURE;
206
```

B.2 Python

scripts/deepLabv3main.py

```
from tqdm import tqdm
2 import network
3 import utils
4 import os
5 import random
   import argparse
   import numpy as np
7
8
9
   import copy
10
  from torch.utils import data
11
  from datasets import VOCSegmentation, Cityscapes
12
   from utils import ext_transforms as et
   from metrics import StreamSegMetrics
14
15
16 import torch
17 import torch.nn as nn
  from utils.visualizer import Visualizer
```

```
19
   from PIL import Image
20
   import matplotlib
21
22
   import matplotlib.pyplot as plt
23
   import torch.nn.utils.prune as prune
24
   import torch.nn.functional as F
25
26
   import torch.quantization
27
28
   import warnings
29
   warnings.filterwarnings(
30
        action='ignore',
31
       category=DeprecationWarning,
32
33
       module=r'.*'
34
   )
   warnings.filterwarnings(
35
       action='default',
36
       module=r'torch.quantization'
37
38
39
40
   def get_argparser():
41
42
       parser = argparse.ArgumentParser()
43
        # Datset Options
44
       parser.add_argument("--data_root", type=str,
45

    default='./datasets/data',

                             help="path to Dataset")
46
       parser.add_argument("--dataset", type=str, default='voc',
47
48
                             choices=['voc', 'cityscapes'], help='Name of

    dataset¹)

       parser.add_argument("--num_classes", type=int, default=None,
49
                             help="num classes (default: None)")
50
51
52
        # Deeplab Options
       parser.add_argument("--model", type=str,
53

    default='deeplabv3plus_mobilenet',
                             choices=['deeplabv3_resnet50',
54
                                'deeplabv3plus_resnet50',
                                       'deeplabv3_resnet101',
55
                                       → 'deeplabv3plus_resnet101',
                                       'deeplabv3_mobilenet',
                                       → 'deeplabv3plus_mobilenet'],
                                          help='model name')
57
       parser.add_argument("--separable_conv", action='store_true',
          default=False,
                             help="apply separable conv to decoder and
58

    aspp")
```

```
parser.add_argument("--output_stride", type=int, default=16,
59
        \hookrightarrow choices=[8, 16])
60
       # Train Options
62
       parser.add_argument("--test_only", action='store_true',

    default=False)

       parser.add_argument("--save_val_results", action='store_true',
63
        ⇔ default=False,
                            help="save segmentation results to
64
                            parser.add_argument("--total_itrs", type=int, default=30e3,
65
                            help="epoch number (default: 30k)")
       parser.add_argument("--lr", type=float, default=0.01,
67
                            help="learning rate (default: 0.01)")
68
69
       parser.add_argument("--lr_policy", type=str, default='poly',
        ⇔ choices=['poly', 'step'],
                            help="learning rate scheduler policy")
70
       parser.add_argument("--step_size", type=int, default=10000)
71
       parser.add_argument("--crop_val", action='store_true',
72
        ⇔ default=False,
                            help='crop validation (default: False)')
73
       parser.add_argument("--batch_size", type=int, default=16,
74
                            help='batch size (default: 16)')
75
       parser.add_argument("--val_batch_size", type=int, default=4,
76
                            help='batch size for validation (default:
77
                            \hookrightarrow 4)')
       parser.add_argument("--crop_size", type=int, default=513)
78
79
       parser.add_argument("--ckpt", default=None, type=str,
80
                            help="restore from checkpoint")
81
       parser.add_argument("--continue_training", action='store_true',
82

    default=False)

       parser.add_argument("--extract_values", action='store_true',
83

    default=False)

       parser.add_argument("--pruning_rate", type=float, default=0.1)
       parser.add_argument("--loss_type", type=str,
85

    default='cross_entropy',
                            choices=['cross_entropy', 'focal_loss'],
86
                             → help="loss type (default: False)")
       parser.add_argument("--qpu_id", type=str, default='0',
87
                            help="GPU ID")
88
       parser.add_argument("--weight_decay", type=float, default=1e-4,
89
                            help='weight decay (default: 1e-4)')
       parser.add_argument("--random_seed", type=int, default=1,
91
                            help="random seed (default: 1)")
92
93
       parser.add_argument("--print_interval", type=int, default=10,
                            help="print interval of loss (default: 10)")
94
       parser.add_argument("--val_interval", type=int, default=100,
95
```

```
help="epoch interval for eval (default:
96
                               \hookrightarrow 100)")
        parser.add_argument("--download", action='store_true',
97

    default=False,

98
                              help="download datasets")
99
        # PASCAL VOC Options
100
        parser.add_argument("--year", type=str, default='2012',
101
                              choices=['2012_aug', '2012', '2011', '2009',
102
                              → '2008', '2007'], help='year of VOC')
103
        # Visdom options
104
        parser.add_argument("--enable_vis", action='store_true',
105
         ⇔ default=False,
106
                              help="use visdom for visualization")
107
        parser.add_argument("--vis_port", type=str, default='13570',
                              help='port for visdom')
108
        parser.add_argument("--vis_env", type=str, default='main',
109
                              help='env for visdom')
110
        parser.add_argument("--vis_num_samples", type=int, default=8,
111
                              help='number of samples for visualization
112
                              ⇔ (default: 8)')
        return parser
113
114
115
    iter_extraction = 0
116
    def get_dataset(opts):
117
        """ Dataset And Augmentation
118
        .....
119
        if opts.dataset == 'voc':
120
121
            train transform = et.ExtCompose([
                 #et.ExtResize(size=opts.crop_size),
122
                 et.ExtRandomScale((0.5, 2.0)),
123
                 et.ExtRandomCrop(size=(opts.crop_size, opts.crop_size),
124

→ pad_if_needed=True),
125
                 et.ExtRandomHorizontalFlip(),
                 et.ExtToTensor(),
126
                 et.ExtNormalize(mean=[0.485, 0.456, 0.406],
127
                                  std=[0.229, 0.224, 0.225]),
128
129
            1)
             if opts.crop_val:
130
                 val_transform = et.ExtCompose([
131
132
                     et.ExtResize(opts.crop_size),
                     et.ExtCenterCrop(opts.crop_size),
133
                     et.ExtToTensor(),
134
                     et.ExtNormalize(mean=[0.485, 0.456, 0.406],
135
                                       std=[0.229, 0.224, 0.225]),
136
                 1)
137
            else:
138
```

```
val_transform = et.ExtCompose([
139
                     et.ExtToTensor(),
140
                     et.ExtNormalize(mean=[0.485, 0.456, 0.406],
141
                                      std=[0.229, 0.224, 0.225]),
142
143
            train_dst = VOCSegmentation(root=opts.data_root,
144

    year=opts.year,

145
                                          image_set='train',
                                          val_dst = VOCSegmentation(root=opts.data_root,
146

    year=opts.year,

                                        image_set='val', download=False,
147

    transform=val_transform)

148
        if opts.dataset == 'cityscapes':
149
            train_transform = et.ExtCompose([
150
                 #et.ExtResize(512),
151
                et.ExtRandomCrop(size=(opts.crop_size, opts.crop_size)),
152
153
                et.ExtColorJitter(brightness=0.5, contrast=0.5,
                 \hookrightarrow saturation=0.5),
                et.ExtRandomHorizontalFlip(),
154
                et.ExtToTensor(),
155
                et.ExtNormalize(mean=[0.485, 0.456, 0.406],
156
                                 std=[0.229, 0.224, 0.225]),
157
            1)
158
159
            val_transform = et.ExtCompose([
160
                 #et.ExtResize(512),
161
                et.ExtToTensor(),
162
                et.ExtNormalize(mean=[0.485, 0.456, 0.406],
163
                                 std=[0.229, 0.224, 0.225]),
164
            1)
165
166
167
            train_dst = Cityscapes(root=opts.data_root,
                                     split='train',
168
                                     \hookrightarrow transform=train_transform)
            val_dst = Cityscapes(root=opts.data_root,
169
                                  split='val', transform=val_transform)
170
171
        return train_dst, val_dst
172
173
    def validate(opts, model, loader, device, metrics,
174
       ret_samples_ids=None):
        """Do validation and return specified samples"""
175
176
        metrics.reset()
        ret_samples = []
177
        if opts.save_val_results:
178
            if not os.path.exists('results'):
179
```

```
os.mkdir('results')
180
            denorm = utils.Denormalize(mean=[0.485, 0.456, 0.406],
181
                                         std=[0.229, 0.224, 0.225])
182
            img_id = 0
183
184
        with torch.no_grad():
185
            for i, (images, labels) in tqdm(enumerate(loader)):
186
187
                images = images.to(device, dtype=torch.float32)
188
                labels = labels.to(device, dtype=torch.long)
189
190
                outputs = model(images)
191
                preds = outputs.detach().max(dim=1)[1].cpu().numpy()
192
                targets = labels.cpu().numpy()
193
194
195
                metrics.update(targets, preds)
                if ret_samples_ids is not None and i in ret_samples_ids:
196
                   # get vis samples
                    ret_samples.append(
197
198
                         (images[0].detach().cpu().numpy(), targets[0],
                         \hookrightarrow preds[0]))
199
                if opts.save_val_results:
200
                     for i in range(len(images)):
201
                         image = images[i].detach().cpu().numpy()
202
                         target = targets[i]
203
                         pred = preds[i]
204
                         image = (denorm(image) * 255).transpose(1, 2,
206
                         207
                         target =
                         → loader.dataset.decode_target(target).astype(np.uint8)
                         pred =
208
                            loader.dataset.decode_target(pred).astype(np.uint8)
209
210
                            Image.fromarray(image).save('results/%d_image.png'
                            % img_id)
211
                         → Image.fromarray(target).save('results/%d_target.png'

→ % ima id)

                         Image.fromarray(pred).save('results/%d_pred.png'
212
                         213
                         fig = plt.figure()
214
215
                         plt.imshow(image)
                         plt.axis('off')
216
                         plt.imshow(pred, alpha=0.7)
217
                         ax = plt.gca()
218
```

```
219
                             ax.xaxis.set_major_locator(matplotlib.ticker.NullLocator()
220

    ax.yaxis.set_major_locator(matplotlib.ticker.NullLocator())

221
                         plt.savefig('results/%d_overlay.png' % img_id,
                          ⇔ bbox_inches='tight', pad_inches=0)
                         plt.close()
222
223
                         imq id += 1
224
            score = metrics.get_results()
225
        return score, ret_samples
226
227
    def quantization(model, val_loader):
228
            model.qconfig =
229
             → torch.quantization.get_default_qconfig('fbgemm')
            torch.backends.quantized.engine = 'fbgemm'
230
            #inserting observers
231
            torch.quantization.prepare(model,inplace=True)
232
            run(model,val_loader,2)
233
234
            torch.quantization.convert(model,inplace=True)
            print("Finished Calibration")
235
            return model
236
237
   def run (model, loader, pos):
238
239
        model.eval()
        with torch.no_grad():
240
            for i, (images, labels) in tqdm(enumerate(loader)):
241
                 #print("Run Model")
242
                 #print("I: "+str(i))
243
                 print(images)
244
                 outputs = model(images)
245
                 #print("Finished Model")
246
                 if i == pos:
247
                     break
248
249
250
   def main():
        def extract_values(self, input, output):
251
            global iter_extraction
252
            print('Inside ' + self.__class__.__name__ + ' forward')
253
            ins = input[0].int_repr().long().detach().numpy()
254
            print(ins.shape)
255
            zero_point_in = np.array(input[0].q_zero_point())
256
            scale_i = np.array(input[0].q_scale())
257
            w = self.weight().int_repr().long().detach().numpy()
258
            weight_spars =
259
                (len(w.flatten())-np.count_nonzero(w.flatten()))/len(w.flatten())
            print("weight spars: "+str(weight_spars))
260
261
            spars =
                (len(ins.flatten())-np.count_nonzero(ins.flatten()==zero_point_in))/le
```

```
262
            print("input spars: "+ str(spars))
263
264
265
             ins = input[0].int_repr().long().detach().numpy()
266
             #print(ins)
            with
267
             → open('data/input_prunned{:.2f}_{}.npy'.format(spars,iter_extraction),
                'wb') as f:
                 np.save(f,ins)
268
                 np.save(f,scale_i)
269
                 np.save(f,zero_point_in)
270
             w = self.weight().int_repr().long().detach().numpy()
271
272
             scales_w =
             \hookrightarrow self.weight().q_per_channel_scales().detach().numpy()
273
             zero_point_w =
             → self.weight().q_per_channel_zero_points().detach().numpy()
274
            with
275
             → open('data/weights_prunned{:.1f}.npy'.format(weight_spars),'wb')
             \hookrightarrow as f:
                np.save(f, w)
276
                np.save(f,scales_w)
277
                np.save(f, zero_point_w)
278
279
280
             outs = output.int_repr().detach().numpy()
281
282
             scale_o = np.array(output.q_scale())
             z_o = np.array(output.q_zero_point())
283
284
            with
285
             → open('data/outputs_prunned{:.2f}_{}.npy'.format(spars,iter_extraction),
                'wb') as f:
                 np.save(f,outs)
286
                 np.save(f,scale_o)
287
288
                 np.save(f,z_o)
289
290
             iter_extraction += 1
291
292
293
        opts = get_argparser().parse_args()
        if opts.dataset.lower() == 'voc':
294
             opts.num_classes = 21
295
        elif opts.dataset.lower() == 'cityscapes':
296
             opts.num_classes = 19
297
298
299
        # Setup visualization
        vis = Visualizer(port=opts.vis_port,
300
                           env=opts.vis_env) if opts.enable_vis else None
301
        if vis is not None: # display options
302
```

```
vis.vis_table("Options", vars(opts))
303
304
305
        if (opts.extract_values):
306
            device = torch.device('cpu')
307
        else:
            os.environ['CUDA_VISIBLE_DEVICES'] = opts.gpu_id
308
            device = torch.device('cuda' if torch.cuda.is_available()
309
             ⇔ else 'cpu')
        print("Device: %s" % device)
310
311
        # Setup random seed
312
        torch.manual_seed(opts.random_seed)
313
        np.random.seed(opts.random_seed)
314
        random.seed(opts.random_seed)
315
316
        # Setup dataloader
317
        if opts.dataset=='voc' and not opts.crop_val:
318
            opts.val_batch_size = 1
319
320
321
        train_dst, val_dst = get_dataset(opts)
        train_loader = data.DataLoader(
322
            train_dst, batch_size=opts.batch_size, shuffle=True,
323
             \hookrightarrow num_workers=2)
        val_loader = data.DataLoader(
324
325
            val_dst, batch_size=opts.val_batch_size, shuffle=True,

    num_workers=2)

        print("Dataset: %s, Train set: %d, Val set: %d" %
326
               (opts.dataset, len(train_dst), len(val_dst)))
327
328
        # Set up model
329
        model map = {
330
             'deeplabv3_resnet50': network.deeplabv3_resnet50,
331
             'deeplabv3plus_resnet50': network.deeplabv3plus_resnet50,
332
             'deeplabv3_resnet101': network.deeplabv3_resnet101,
333
             'deeplabv3plus_resnet101': network.deeplabv3plus_resnet101,
334
335
             'deeplabv3_mobilenet': network.deeplabv3_mobilenet,
             'deeplabv3plus_mobilenet': network.deeplabv3plus_mobilenet
336
337
338
        model = model_map[opts.model] (num_classes=opts.num_classes,
339
        → output_stride=opts.output_stride)
        if opts.separable_conv and 'plus' in opts.model:
340
            network.convert_to_separable_conv(model.classifier)
341
342
        utils.set_bn_momentum(model.backbone, momentum=0.01)
        print (model)
343
344
        # Set up metrics
        metrics = StreamSegMetrics(opts.num_classes)
345
346
        # Set up optimizer
347
```

```
optimizer = torch.optim.SGD(params=[
348
             { 'params': model.backbone.parameters(), 'lr': 0.1*opts.lr},
349
            { 'params': model.classifier.parameters(), 'lr': opts.lr},
350
        ], lr=opts.lr, momentum=0.9, weight_decay=opts.weight_decay)
351
352
        #optimizer = torch.optim.SGD(params=model.parameters(),
        → lr=opts.lr, momentum=0.9, weight_decay=opts.weight_decay)
        #torch.optim.lr_scheduler.StepLR(optimizer,
353

    step_size=opts.lr_decay_step, gamma=opts.lr_decay_factor)

        if opts.lr policy=='poly':
354
            scheduler = utils.PolyLR(optimizer, opts.total_itrs,
355
             \hookrightarrow power=0.9)
        elif opts.lr_policy=='step':
356
            scheduler = torch.optim.lr_scheduler.StepLR(optimizer,
357

    step_size=opts.step_size, gamma=0.1)

358
        # Set up criterion
359
        #criterion = utils.get_loss(opts.loss_type)
360
        if opts.loss_type == 'focal_loss':
361
            criterion = utils.FocalLoss(ignore_index=255,
362
             elif opts.loss_type == 'cross_entropy':
363
            criterion = nn.CrossEntropyLoss(ignore_index=255,
364

    reduction='mean')

365
        def save_ckpt (path):
366
            """ save current model
367
368
            torch.save({
369
                 "cur itrs": cur itrs,
370
                 "model_state": model.module.state_dict(),
371
                 "optimizer_state": optimizer.state_dict(),
372
                 "scheduler_state": scheduler.state_dict(),
373
                 "best_score": best_score,
374
            }, path)
375
            print("Model saved as %s" % path)
376
377
        utils.mkdir('checkpoints')
378
        # Restore
379
        best_score = 0.0
380
        cur itrs = 0
381
        cur_epochs = 0
382
        if opts.ckpt is not None and os.path.isfile(opts.ckpt):
383
384
             → https://github.com/VainF/DeepLabV3Plus-Pytorch/issues/8#issuecomment-6056014
             → @PytaichukBohdan
385
            checkpoint = torch.load(opts.ckpt,

→ map_location=torch.device('cpu'))
            model.load_state_dict(checkpoint["model_state"])
386
```

387

```
model.to(device)
388
            if opts.continue_training:
389
                 optimizer.load_state_dict(checkpoint["optimizer_state"])
390
391
                 scheduler.load_state_dict(checkpoint["scheduler_state"])
392
                 cur_itrs = checkpoint["cur_itrs"]
                 best_score = checkpoint['best_score']
393
                 print("Training state restored from %s" % opts.ckpt)
394
            print("Model restored from %s" % opts.ckpt)
395
            del checkpoint # free memory
396
        else:
397
            print("[!] Retrain")
398
399
            model.to(device)
400
        if (not(opts.extract_values)):
401
402
            model = nn.DataParallel(model)
        #=======
                       Train Loop
                                     ======#
403
        vis_sample_id = np.random.randint(0, len(val_loader),
404
         \hookrightarrow opts.vis_num_samples,
                                             np.int32) if opts.enable_vis
405

→ else None # sample idxs

                                                 for visualization
        denorm = utils.Denormalize (mean=[0.485, 0.456, 0.406],
406
         \rightarrow std=[0.229, 0.224, 0.225]) # denormalization for ori images
407
408
        if opts.test_only:
            model.eval()
409
410
            val_score, ret_samples = validate(
                 opts=opts, model=model, loader=val_loader, device=device,
411
                 → metrics=metrics, ret_samples_ids=vis_sample_id)
            print (metrics.to_str(val_score))
412
413
            return
414
        if opts.extract_values:
415
            model.eval()
416
            module_ASPP = model.classifier.classifier[0].convs[1][0]
417
418

    prune.l1_unstructured(module_ASPP, name='weight', amount=opts.pruning_ra
            prune.remove(module_ASPP, 'weight')
419
            model.to(device)
420
            print("Ouantization")
421
            model = quantization(model, val_loader)
422
             #just interupt after enough
423
424
            aspp = model.classifier.classifier[0].convs[1][0]
425
             #print (model)
426
427
            aspp.register_forward_hook(extract_values)
            print("Extraction started")
428
            val_score, ret_samples = validate(
429
```

```
opts=opts, model=model, loader=val_loader, device=device,
430
                 → metrics=metrics, ret_samples_ids=vis_sample_id)
431
             return
432
433
        pruned = 1
        while pruned > 0.3:
434
            pruned -= 0.02
435
            print (pruned)
436
             #prun all conv2d operations
437
             for name, module in model.named modules():
438
                 if isinstance(module, torch.nn.Conv2d):
439
440
                      → prune.ll_unstructured(module, name='weight', amount=0.02)
             cur\_epochs = 0
441
442
             interval_loss = 0
443
             while cur_epochs < 5: #cur_itrs < opts.total_itrs:</pre>
                 # ===== Train =====
444
                 model.train()
445
                 cur\_epochs += 1
446
                 for (images, labels) in train_loader:
447
                     cur_itrs += 1
448
449
                     images = images.to(device, dtype=torch.float32)
450
                     labels = labels.to(device, dtype=torch.long)
451
452
                     optimizer.zero_grad()
453
                     outputs = model(images)
454
                     loss = criterion(outputs, labels)
455
                     loss.backward()
456
                     optimizer.step()
457
458
                     np_loss = loss.detach().cpu().numpy()
459
                     interval_loss += np_loss
460
                     if vis is not None:
461
462
                          vis.vis_scalar('Loss', cur_itrs, np_loss)
463
                     if (cur_itrs) % 10 == 0:
464
                          interval_loss = interval_loss/10
465
                          print("Epoch %d, Itrs %d, Loss=%f" %
466
                               (cur_epochs, cur_itrs, interval_loss))
467
                          interval_loss = 0.0
468
469
470
                     scheduler.step()
471
             save_ckpt('checkpoints_pruned/pruned_%.2f_fp32.pth' %
472
473
                 (pruned))
            print("validation...")
474
            model.eval()
475
             #unquantized
476
```

```
val_score, ret_samples = validate(
477
                 opts=opts, model=model, loader=val_loader, device=device,
478
                 → metrics=metrics, ret_samples_ids=vis_sample_id)
479
             print (metrics.to_str(val_score))
480
             f = open("results.txt", "a")
481
             f.write("pruned: "+str(pruned)+"\n")
482
             f.write(metrics.to str(val score))
483
             f.write("\n")
484
             f.close()
485
             del ret_samples
486
             del val_score
487
             torch.cuda.empty_cache()
488
             #quantization
489
             11 11 11
490
             #device = torch.device('cpu')
491
492
            model.cpu()
            model_quant = copy.deepcopy(model)
493
494
495
             model_quant.to(device)
            model_quant.eval()
496
497
            model_quant.qconfig = torch.quantization.default_qconfig
498
             torch.quantization.prepare(model_quant, inplace=True)
499
500
             #calibrate
501
             val_score, ret_samples = validate(
502
                 opts=opts, model=model_quant, loader=val_loader,
503
        device=device, metrics=metrics, ret_samples_ids=vis_sample_id)
504
505
             model_quant.cpu()
             torch.quantization.convert(model_quant, inplace=True)
506
             al_score, ret_samples = validate(
507
                 opts=opts, model=model_quant, loader=val_loader,
508
        device=device, metrics=metrics, ret_samples_ids=vis_sample_id)
509
             f = open("results_quant.txt", "a")
510
             f.write("pruned: "+str(pruned)+"\n")
511
             f.write(metrics.to_str(val_score))
512
            f.write("\n")
513
            f.close()
514
515
516
             device = torch.device('cuda' if torch.cuda.is_available()
517
        else 'cpu')
518
            model.to(device)
519
            model.train()
520
521
```

```
522
523
    if __name__ == '__main__':
524
525
        main()
    scripts/export_data.py
   #!/usr/bin/python3
   import numpy as np
 2
   import sys
 4 import matplotlib.pyplot as plt
 5 from bitstring import Bits
   SLICE\_SIZE = 64
 7
 8
   ifmap\_zeros = 0
   ifmap_values = 0
 9
   kernel_zeros = 0
10
   kernel_values = 0
11
12
   ZERO\_MULTS = 0
13
14
15
    with open('input_prunned.npy', 'rb') as f:
        ifmaps = np.load(f)[0]
16
        scale_ifmap = np.load(f)
17
18
        zero_point_ifmap = np.load(f)
    with open('outputs_prunned.npy', 'rb') as f:
19
        outs = np.load(f)
20
        scale_out = np.load(f)
21
22
        zero_points_out = np.load(f)
23
    def calc_M(M, bits):
24
        M0 = M
25
26
        n = -1
        M_out = 0
27
        while M_out < 0.5:</pre>
28
            n = n + 1
29
             if M0 > 1:
30
                 print("This should never happen M0 > 1")
31
                 break
32
33
            M_out = M0 * 2**n
        return min(int(M_out*2**(bits-1)),(2**bits-1)-1),n #because int
34
         → !not uint!
35
36
37
    def calc_start_end(kernel, rate):
38
        start_ifmap = [0,0] #y,x
        end_ifmap = [33,33]
39
        start_psum = [0,0]
40
        end_psum = [33, 33]
41
```

```
if kernel < 3:</pre>
42
            start_psum[0] = rate
43
            end_ifmap[0] = 33-rate
44
45
        elif kernel > 5:
46
            start_ifmap[0] = rate
            end_psum[0] = 33-rate
47
48
        if kernel%3 == 0:
49
            end ifmap[1] = 33-rate
50
            start_psum[1] = rate
51
       elif kernel%3 ==2:
52
            end_psum[1] = 33-rate
54
            start_ifmap[1] = rate
       return (start_ifmap,end_ifmap),(start_psum,end_psum)
55
56
   ALL = 0
57
   def calc_psum_kernel(kernel,ifmap_slice,weights,rate):
58
       ifmap, psum = calc_start_end(kernel, rate)
59
       result = np.zeros_like(ifmap_slice[0])
60
61
       psum_x = psum[0][0]
       psum_y = psum[0][1]
62
       global ZERO_MULTS
63
       global ALL
64
       for x in range(ifmap[0][0],ifmap[1][0]):
65
            for y in range(ifmap[0][1],ifmap[1][1]):
66
                result[psum_x,psum_y] = ifmap_slice[:,x,y]@weights
67
                psum_y = psum_y + 1
68
69
                non_zero = ifmap_slice[:,x,y]*weights
70
                ZERO_MULTS += np.count_nonzero(non_zero)
71
72
                ALL += len(non_zero)
            psum_x = psum_x+1
73
            psum_y = psum[0][1]
74
       return result
75
76
77
   def
78
       export_weights (weights, slice_size, parallel_ofm, max_ofms, filter_depth):
79
       kernel\_zeros = 0
       kernel values = 0
80
       zero_points_kernels = 0
81
       print("zero point kernel: "+ str(zero_points_kernels))
82
       file_des = open("../data/weights.data",'w')
        f = open("../data/kernels_mem.data",'w')
84
       for ofms in range(0, max_ofms, parallel_ofm):#for ofms in
85
            range(0,256,parallel_ofm):
            for filters in range(filter_depth):
86
                kernel = 4
87
                for y in range (0,3):
88
```

```
for x in range(0,3):
89
                          for I in range(parallel_ofm):
90
                              for J in range(slice_size):
91
92
                                     file_des.write(str(weights[I+ofms,filters*slice_size+J].
                                      "")
93
            print (weights[I+ofms, filters*slice_size+J].flatten()[kernel],
            end = ""
                                  f.write(str(Bits(int =
94

    int (weights[I+ofms, filters*slice_size+J].flatten()[kernel

                                      = 8).bin))
                              if
95
                                  ((weights[I+ofms, filters*slice_size+J].flatten()[kernel]) ==(
96
                                  kernel\_zeros = kernel\_zeros + 1
97
                               print('\n')
                              kernel_values += 1
98
                              file_des.write('\n')
99
                              f.write('\n')
100
101
                          kernel = kernel + 1
                          if kernel == 9:
102
                              kernel = 0
103
        #add another line for the last one process
104
        for i in range(parallel_ofm):
105
106
             for y in range(slice_size):
                file_des.write(str(0) + " ")
107
             file_des.write('\n')
108
        file_des.close()
109
        f.close()
110
        return kernel_zeros, kernel_values
111
112
113
    def export_ifmaps_bram(slice_size,depth):
114
        ifmap\_zeros = 0
115
116
        ifmap\_values = 0
117
        with open('input_prunned.npy', 'rb') as f:
             ifmaps = np.load(f)[0]
118
             scale_ifmap = np.load(f)
119
            zero_point_ifmap = np.load(f)
120
121
        print("zero point ifmap: "+ str(zero_point_ifmap))
122
        f = open("../data/ifmaps_mem.data",'w')
123
        for filters in range(0,depth*slice_size,slice_size):
124
             for y in range (0,33):
125
                 for x in range(0,33):
126
127
                     i = 0
                     for J in range(slice_size):
128
                          f.write(str(Bits(uint =
129
                             int(ifmaps[filters+J,y,x]),length = 8).bin))
```

```
for padd in range(8):
130
                          f.write(str(Bits(int = int(0),length = 8).bin))
131
                     if (ifmaps[filters+J,y,x] == zero_point_ifmap):
132
133
                          ifmap\_zeros += 1
134
                     ifmap_values += 1
                     f.write('\n')
135
        f.close()
136
        return ifmap_zeros,ifmap_values
137
138
    def export_ifmaps(slice_size,depth):
139
        with open('input_prunned.npy', 'rb') as f:
140
             ifmaps = np.load(f)[0]
141
             scale_ifmap = np.load(f)
142
             zero_point_ifmap = np.load(f)
143
144
145
        f = open("../data/ifmaps_input.data",'w')
        for filters in range(0,depth*slice_size,slice_size):
146
             for y in range (0,33):
147
                 for x in range(0,33):
148
149
                     for J in range(slice_size):
                          f.write(str(ifmaps[filters+J,y,x])+ " ")
150
                     for padd in range(8):
151
                          f.write(str(0) + "")
152
                     f.write('\n')
153
154
        #add another line for the last one process
155
        for i in range(8):
156
             for y in range(0,slice_size):
157
                 f.write(str(0) + "")
158
             f.write('\n')
159
        f.close()
160
161
162
163
164
165
    def calc_ofm(weights, slice_size, depth, ofm, rate): # is true
        result = np.zeros_like(ifmaps[0].astype(int))
166
167
        for i in range(0,depth*slice_size,slice_size):
168
             ifmap slice =
169
             → ifmaps[i:i+SLICE_SIZE].astype(int)-zero_point_ifmap
             kernel = 0
170
             for kernel_x in range(3):
171
                 for kernel_y in range(3):
172
                     weights_slice =
173

→ weights[ofm,i:i+SLICE_SIZE, kernel_x, kernel_y].astype(int)

                     result = result +
174

→ calc_psum_kernel(kernel,ifmap_slice,weights_slice,rate)

                     kernel = kernel +1
175
```

```
return result
176
177
    def export_result(result, filename, op):
178
179
        f = open(filename, op)
180
        for y in range(33):
             for x in range(33):
181
                 f.write(str(result[y,x].astype(int)))
182
                 f.write(" ")
183
             f.write('\n')
184
         #f.write(" ")
185
        f.write('\n')
186
187
        f.close()
188
    def calc_final(result, ofm, scale_weights):
189
190
        M0 = (scale_ifmap * scale_weights[ofm]) / scale_out
191
        M,n = calc_M(M0,32) #param 2 does nothing literally 0 worth
192
        print (M)
        shift = n + 31
193
        final = result * M
194
195
        final = final* 2**(-shift)
        final = np.round(final+zero_points_out)
196
        return final
197
198
    def export_results(weights, slice_size, depth, ofms, scale_weights, rate):
199
200
        op = "w"
        for i in range(ofms):
201
             result = calc_ofm(weights,slice_size,depth,i,rate)
202
             export_result(result,"../data/result/result_acc.data",op)
203
             result = calc_final(result,i,scale_weights)
204
             export_result(result,"../data/result/result_final.data",op)
205
206
             op = "a"
207
    #ofms does nothing doesnt matter
208
    def export_scales(ofms, scale_weights):
209
        with open('input_prunned.npy', 'rb') as f:
210
211
             ifmaps = np.load(f)[0]
             scale_ifmap = np.load(f)
212
             zero_point_ifmap = np.load(f)
213
214
        with open('outputs_prunned.npy', 'rb') as f:
215
             outs = np.load(f)
216
             scale_out = np.load(f)
217
218
             zero_points_out = np.load(f)
        print("zero point out: "+ str(zero_points_out))
219
        M0 = (scale_ifmap * scale_weights) / scale_out
220
221
        M = np.zeros(M0.shape)
        shift = np.zeros(M0.shape)
222
223
        for i in range(len(M0)):
```

```
M[i], n= calc_M(M0[i], 32) #param 2 does nothing literally 0
224
             → worth
             shift[i] = n + 31
225
226
227
        f = open('../data/scales.data','w')
        for i in range(len(shift)):
228
             f.write(str(Bits(int = int(M[i]),length = 32).bin))
229
             f.write('\n')
230
        f.close()
231
232
        f = open('../data/shift.data','w')
233
        for i in range(len(shift)):
234
             f.write(str(Bits(uint = int(shift[i]),length = 8).bin))
235
             f.write('\n')
236
237
        f.close()
238
239
    def reorder_weights(SLICE_SIZE, depth, ofms, weights, scale_weights):
240
        ordering = []
241
242
        for ofm in range(ofms):
              print("new ofm")
243
244
             var_l = []
245
             for ifmap in range(0,SLICE_SIZE*depth,SLICE_SIZE):
246
                 item = 0
247
248
                 for x in range(3):
249
                      for y in range(3):
250
                          item +=
251
                           → np.count_nonzero(weights[ofm,ifmap:ifmap+64,x,y]==0)
252
                          item /= 64
                 var_l.append(item)
253
             #print(min(var_l))
254
             ordering.append(min(var_l))
255
256
        print (sorted (ordering))
257
        fig, ax1 = plt.subplots(1, 1)
258
259
        ax1.bar([i for i in range(len(ordering))], ordering)
260
261
        ax1.grid(True)
262
263
264
        plt.show()
265
266
267
        weights_subs = weights[0:ofms]
268
269
        scale_weights_subs = scale_weights[0:ofms]
        ordering = np.array(ordering)
270
```

```
arrlinds = ordering.argsort()
271
        weights_reorderd = weights_subs[arrlinds]
272
        scales_reorderd = scale_weights_subs[arr1inds]
273
274
        ordering = []
275
        for ofm in range(ofms):
              print("new ofm")
276
277
278
             var_1 = []
             for ifmap in range(0,SLICE SIZE*depth,SLICE SIZE):
279
                 item = 0
280
281
                 for x in range(3):
282
                      for y in range(3):
283
                          item +=
284
                          → np.count_nonzero(weights_reorderd[ofm,ifmap:ifmap+64,x,y]==0)
285
                          item /= 64
                 var_l.append(item)
286
             #print (min (var_1))
287
             ordering.append(min(var_l))
288
289
        fig, ax1 = plt.subplots(1, 1)
290
        ax1.bar([i for i in range(len(ordering))], ordering)
291
292
        ax1.grid(True)
293
294
        plt.show()
295
        return weights_reorderd, scales_reorderd
296
297
    def calculate_ops_ideal(rate, depth, ofmaps, valid):
298
        res = 33*33*64*depth*ofmaps #middle
299
        res += (33-rate) * (33-rate) * 64*depth*ofmaps*4#edges
300
        res += (33-rate) *33*64*depth*ofmaps*4#outer middles
301
        return res * valid
302
303
304
305
    def export (args):
        depth = int(args[1])
306
        parallel_ofms = int(args[2])
307
        ofms = int(args[3])
308
        rate = int(args[4])
309
310
        print("depth="+str(depth))
311
312
        print("OFMS="+str(ofms))
        print("parallel="+str(parallel_ofms))
313
        print("Exporting weights")
314
        with open('weights_prunned.npy', 'rb') as f:
315
             weights = np.load(f)
316
             scale_weights = np.load(f)
317
             zero_points_kernels = np.load(f)
318
```

```
319
        if args[5] == "True":
320
             weights, scale_weights = reorder_weights(SLICE_SIZE, depth,
321
             \hookrightarrow ofms, weights, scale_weights)
322
             print("Reordering weights & OFMs")
323
        w_zeros, w_values =
324

→ export_weights (weights, SLICE_SIZE, parallel_ofms, ofms, depth)

        print("Exporting ifmaps")
325
        export ifmaps (SLICE SIZE, depth)
326
        print("Exporting Scales")
327
        if_zeros, if_values=export_ifmaps_bram(SLICE_SIZE, depth)
328
        export_scales(ofms, scale_weights)
329
        print("Exporting Results")
330
331
        export_results(weights, SLICE_SIZE, depth, ofms, scale_weights, rate)
        print("Ifmap zeros")
332
        print(if_zeros/if_values)
333
        print("kernel zeros")
334
        print(w_zeros/w_values)
335
336
        print("Finished")
        print("Zero multiplications")
337
        print(ZERO_MULTS/ALL)
338
        print(ALL)
339
        print (calculate_ops_ideal (rate, depth, ofms, 1))
341
    if __name__ == '__main__':
342
        export(sys.argv)
343
```

scripts/convert_to_result.py

```
import numpy as np
2 import sys
3 from numpy import asarray
4 from numpy import save
6 file_in_name = sys.argv[1]
7 NUM_OFMS = int(sys.argv[4])
8
  PE_COLUMNS = int(sys.argv[5])
9 PARALLEL_OFMS = int(sys.argv[3])
10 IFMAPS_DEPTH = int(sys.argv[2])
  reorderd = sys.argv[6]
11
12
  if reorderd == "True":
13
      red_str = "-reorderd"
14
  else:
15
      red_str = ""
16
17 f = open(file_in_name, 'rb')
18 pos = 0
19 x \text{ offs} = 0
```

```
20
   result = np.zeros((NUM_OFMS, 33, 33))
21
   ofm = 0
22
   у = 0
23
24
   vals = []
25
  utilization = np.zeros((PARALLEL_OFMS, PE_COLUMNS))
26
   total_cycles = 0
27
28
29
   count = 0
30
31
   col\_utl = 0
   ofm_utl = 0
32
33
34
   #decode preamble i.e. utilization count
35
   while (True):
       count = count +1
36
37
        sliced = f.read(1)
38
39
        print(sliced)
        int_val = int.from_bytes(sliced, byteorder='little')
40
        vals.append(int_val)
41
        if ((count % 4 == 0) and (count != 0)):
42
43
            res = 0
            for i in range (4):
44
                res = res + vals[i] *16**(6-2*i)
45
            vals = []
46
47
            if count == 4:
48
                total_cycles = res
49
50
            else:
                utilization[ofm_utl,col_utl]=res
51
                if col_utl == PE_COLUMNS-1:
52
                     col_utl = 0
53
54
                     ofm_utl +=1
55
                     if ofm_utl == PARALLEL_OFMS:
                         break
56
                else:
57
                     col\_utl += 1
58
59
   #sliced = f.read(1)
60
   print(utilization)
61
   print(total_cycles)
   elems = utilization.shape[0]*utilization.shape[1]
63
  utiliz_all = np.sum(utilization/total_cycles)/elems
64
65 print(utiliz_all)
  sliced = f.read(1)
67
   print(sliced)
68
```

```
69
   for ofm_offs in range(int(NUM_OFMS/PARALLEL_OFMS)):
70
       for y in range(33):
71
72
            for x_{offs} in range (int (33/PE_COLUMNS)):
73
                for ofm in range(PARALLEL_OFMS):
                    for x in range(PE_COLUMNS):
74
                        sliced = f.read(1)
75
76

    result[ofm+ofm offs*PARALLEL OFMS,y,x offs*PE COLUMNS+x]=

                         → ord(sliced)
77
   #print (result)
78
79
80
  fw =
   → open("processed/"+str(IFMAPS_DEPTH)+"-"+str(PARALLEL_OFMS)+"-"+str(NUM_OFMS)+"
81
  for ofm in range(NUM_OFMS):
       for x in range(33):
82
            for y in range(33):
83
                fw.write(str(int(result[ofm,x,y]))+" ")
84
            fw.write('\n')
       fw.write('\n')
86
  fw.close()
87
88
89
90
   with
91
   → open("utilization/"+str(IFMAPS_DEPTH)+"-"+str(PARALLEL_OFMS)+"-"+str(NUM_OFMS)
       as f:
       np.save(f,utilization)
92
       np.save(f,total_cycles)
93
       np.save(f, utiliz_all)
```