K. J. Somaiya College of Engineering, Mumbai-77 (Autonomous College Affiliated to University of Mumbai)

End Semester Exam Nov – Dec 2018

Max. Marks: 100 Class: S.Y.B.Tech

Name of the Course: Computer Organization and Architecture

Course Code: UCEC304

Duration: 3 Hrs Semester: III Branch: COMP

Instructions:

(1) All Questions are Compulsory

(2) Draw neat diagrams

(3) Assume suitable data if necessary

Question		Max. Marks
No. Q 1 (a)	Define computer organization and computer architecture. Draw a neat diagram with explanation of the expanded structure of IAS computer	10
	developed by Von Neumann. Represent (-0.001750) ₁₀ in single precision and in double precision	10
Q 1 (b)	Represent (-0.001/50)16 in single precision and in the format.	3.
Q2 (a)	What are the advantages of Booth's recoding algorithm over Booth's algorithm? Solve (9)*(6) using Booth's recoding algorithm.	10
Q2 (b)	Explain restoring division method for signed numbers. Hence perform (-7)/(-3).	10
Q3 (a)	What is cache coherence problem? How it is overcome by using MESI protocol in uniprocessor and multiprocessor system?	10
O2 (h)	What is memory interleaving? Compare and contrast its types.	10
Q3 (b)	1 Jain registers of 8086	10
Q4 (a)	List and explain regions of	10
Q4 (b)	Write the microprogram for ADD R1, (R3). Explain Significance of each step along with the role of register (nvolved.	
Q4(a)	Draw instruction cycle state diagram. Explain execution of instruction in detail.	10
Q4(b)	Explain different methods to design control unit of computers. Differentiate between them.	10
Q5 (a)	Explain programmed I/O. What are two modes of addressing of programmed I/O?	10
Q5 (b)	What are pipeline hazards? How to avoid them?	10
	OR	10
Q5(a)	What is an Interrupt? What processor does if an interrupt occurs? Explain	10
	Interrupt driven I/O? What is pipelining?Discuss various design issues of pipeline architecture.	10