| | SOMA | IYA | The same of the sa | a Urs |
|--|--|-------------|--|-----------|
| C | S ONE THEY ASSESSED | taber 2023 | Duration | n:3 Hrs. |
| Maximum Marks: 100 Ex | emester: July 2023 -Camination: ESE Exa | mination | Semester:III (SV | 70 2020) |
| Programme code: 01 | CSE CA | SY | CO | MP |
| Name of the Constituent Colleg | e: | Name of the | ganization & Arc | hitecture |
| K. J. Somaiya College of Engine Course Code: 116U01C303 | the second secon | 1010 | | |
| Course Code: 116U01C303 Instructions: 1)Draw neat diagr | Engineering e: eering Name of the Course: rams 2) All questions | are comp | | Max. |

| | ime suitable data wherever necessary | Marks 20 |
|-------------|---|--|
| Que. No. | Question Question | 5 |
| Q1 | Solve any Four | 5 |
| i) | List the functions of I/O Module Continuous acution of | |
| W | Solve any Four List the functions of I/O Module for interaction with peripherals and CPU. What will be contents of register PC and SP after execution of CALL function1 instruction? Assume suitable values for contents of registers and address of label "function1" | 5 |
| iijy | Explain following features of PCI Bus Burst transfers for better data Transfer rate Hidden Bus Arbitration Explain Bit pair recoding of Booth Multiplier with suitable example Discuss Memory Hierarchy in Computer Systems | 5 5 |
| iv | Discuss Memory Hierarchy in Computer Systems | 5 |
| | Discuss Memory Hierarchy in Computer Systems Explain how BCD numbers are added with example as 19 + 25 (by Representing these numbers in BCD) | AND RESIDENCE OF THE PARTY OF T |

| Que. No. | Question | Max. Marks |
|-------------|---|---------------|
| Q2 A | Solve the following solve | 3 |
| i) | Solve the following Explain tasks performed by CPU for instruction execution with a neat diagram For the register set of intel X86 family explain specific function of each of | 5 |
| ii) | For the register set of intel Add land | |
| | following register | |
| | CX,CS, IP, SI and Flags | 10 |
| | and solve 37 / 13 using binary | 10 |
| Q2 A | Explain restoring Division Algorithm and solve 37 / 13 using binary representations of these numbers using the same | |
| | representations of these name | 10 |
| Q2B | Solve any One Explain with neat diagram basic components in IAS architecture with its | 10 |
| i) | functionality acision and double precision. Represent 0.00633 | 10 |
| ii) | Draw the formats for single precision and in double precision format. | |

| Que. No. | Question | Max. Marks |
|-------------|---|---------------|
| | Solve any Two With reference to Virtual Memory implementation write whether following are true or false and justify your answer with suitable explanation • Virtual memory address generated by processor gives reference to page frame in page table. | 10 |

| | Translation Lookaside buffer helps in reducing memory references Page fault is a tool used by the Memory Management Unit for getting pages from secondary storage devices, Main memory pages are copy of Secondary storage LRU replacement algorithm can be applied to page replacement LRU replacement algorithm can be applied to page replacement. | 10 |
|------|---|------|
| ii) | LRU replacement algorithm can be applied to page 10. A two-way set-associative cache has lines of 16 bytes and a total size of 8 kB. The 64-MB main memory is byte addressable. Show the format of main memory addresses. Show cache organization with a neat diagram. Comment on Look up penalty when compared with 4 way set associative cache. | 10 |
| (iii | Explain write policy and in eache memory | Max. |

| iii) | Explain write policy used in cache memory | Max. |
|------|--|-----------|
| | | Marks |
| Que. | Question | 20 |
| No. | | 10 |
| Q4 | Solve any Two | |
| N | Solve any Two Explain following parameters considered in designing Instruction Format of a microprocessor. • Addressing Modes • number of Operands • Registers • Address range With neat diagram explain Microprogrammed Control Unit and its functions With neat diagram explain Microprogrammed Control Unit and its functions | 10 |
| ii) | With neat diagram explain Microprogrammed Control with neat diagrams | Section 1 |
| iù | With neat diagram explain Microprogrammed Control Unit and its Innew Explain the term RAID Explain all possible RAID levels, with neat diagrams and examples. | Max. |

| 10) | and examples. | | | Max. Marks |
|----------|--|-----------------------|--|------------------------|
| Que. | | Qu | estion | 20 |
| P.Suca | Weise | | | 5 |
| Q5 i) | Write notes on any | hour | Cor state changes | 5 |
| | MESI Protocol WI | th possible situation | s for state co | 5 |
| W | | O mechanism and it | s advantages. | 5 |
| in) | Hazards in Pipelin | | | 5 |
| jv) | Data transfer techniques used in DMA Analyze 2 level memory hierarchy with following specifications | | | |
| | | Cache Memo | Memory | |
| | Size | 4K | 048 | Property of the second |
| | Hit ratio | 0.9 | 110 ns | 120 112110 |
| | Access time | 10 ns | 110 | 5 |
| | Calculate Average access time, | | | |
| vi) | | Instructions of X86 | | |
| | 1. MOV AX | | | 63 63 3 |
| | 2. MOV [SI] | ,CX | | 6 6 7 7 3 7 |
| | 3. DIV CL | | | 483 |
| | 4. PUSH BX | | | |
| 1 19 17 | 5. CALL N1 | | No. of the last of | |