

End Semester Examinations
Nov-Dec 2019

Max. Marks: 100

Class: S.Y. B.TECH

Name of the Course: Computer Organization and Architecture

Course Code: 2UCC303

Duration: 3Hrs

Semester: III

**Branch: COMPUTER
ENGG**

Instructions:

- (1) All Questions are Compulsory
- (2) Draw neat diagrams
- (3) Assume suitable data if necessary

Note:

1. Attempt any two in each Question.

Question No.		Marks															
Q 1 (a)	<p>Define</p> <ol style="list-style-type: none"> i. Clock speed/clock rate ii. Clock cycle iii. CPI iv. MIPS rate <p>A bench mark program is run on a 200MHz machine. The executed program consists of 1million instruction executions with the instruction mix and clock cycle count:</p> <table border="1"> <thead> <tr> <th>Instruction Type</th><th>Instruction Count</th><th>CPI</th></tr> </thead> <tbody> <tr> <td>Arithmetic</td><td>4,00,000</td><td>1</td></tr> <tr> <td>Data Transfer</td><td>3,50,000</td><td>2</td></tr> <tr> <td>Floating point</td><td>2,00,000</td><td>3</td></tr> <tr> <td>Control Transfer</td><td>50,000</td><td>2</td></tr> </tbody> </table> <p>Determine the effective CPI.</p>	Instruction Type	Instruction Count	CPI	Arithmetic	4,00,000	1	Data Transfer	3,50,000	2	Floating point	2,00,000	3	Control Transfer	50,000	2	10
Instruction Type	Instruction Count	CPI															
Arithmetic	4,00,000	1															
Data Transfer	3,50,000	2															
Floating point	2,00,000	3															
Control Transfer	50,000	2															
(b)	<p>What is a stored program computer?</p> <p>Draw and explain the four main components of any general-purpose computer?</p>	10															
(c)	<p>Explain following registers used in IAS computer: Memory Buffer Register (MBR), Memory Address Register (MAR), Instruction Register (IR), program Counter (PC) and Accumulator (AC). Show the content stored in each register after executing instruction, SUB M (1000): Subtract M(X) from AC; put the result in AC. The opcode of SUB M(X) is 00000110.</p>	10															
Q2 (a)	<p>Draw flow chart for Booth's Algorithm for twos complement multiplication</p> <p>Multiply $7 * 3$ using Booth's algorithm.</p>	10															
(b)	<p>Write algorithm for restoring algorithm for division operation. Solve $7/5$ using restoring algorithm for division operation.</p>	10															
(c)	<p>Write algorithm for non-restoring algorithm for division operation. Solve $10/3$ using non-restoring algorithm for division operation.</p>	10															

Q3 (a)	<p>Explain the formats of IEEE 754 floating point number representation.</p> <p>The following bit pattern represents a floating point number in IEEE 754 single precision format</p> <p>1 10000011 10100000000000000000000</p> <p>Find the value of the number in decimal</p>	10
(b)	Explain any two cache write policies.	10
(c)	What are the differences among direct mapping, associative mapping, and set-associative mapping? A set-associative cache consists of 64 lines, or slots, divided into four-line sets. Main memory contains 4K blocks of 128 words each. Show the format of main memory addresses.	10
Q4 (a)	Differentiate between Programmed I/O, Interrupt driven I/O, DMA	10
(b)	Explain softwired and hardwired control unit design. Write the micro-operations and control signals for the instruction add R1, [R2].	10
(c)	Draw and explain a timing diagram for a PCI read operation.	10
Q5 (a)	Illustrate the need of virtual memory and relate concept of paging with virtual memory.	10
(b)	Explain Flynn's classification in parallel processing.	10
(c)	<p>Explain the concept of instruction pipeline.</p> <p>Assume that there is only a two-stage pipeline (fetch, execute). Draw the timing diagram to show how many time units are needed for four instructions.</p>	10