### **MODULE-5**

1/0

# William Stallings Computer Organization and Architecture 7th Edition

Chapter 7
Input/Output

#### **Input/Output Problems**


- Wide variety of peripherals
  - Delivering different amounts of data
  - —At different speeds
  - —In different formats
- All slower than CPU and RAM
- Need I/O modules

#### **Input/Output Module**

Interface to CPU and Memory

Interface to one or more peripherals

#### **Generic Model of I/O Module**



#### I/O Module Functions


- Control and timing
- Processor communication
- Device communication
- Data buffering
- Error detection

#### **External Devices**

- Human readable
  - —Screen, printer, keyboard
- Machine readable
  - —Monitoring and control
- Communication
  - -Modem
  - —Network Interface Card (NIC)

#### I/O Steps

- CPU checks I/O module device status
- I/O module returns status



- If ready, CPU requests data transfer
- I/O module gets data from device
- I/O module transfers data to CPU
- Variations for output, DMA, etc.

#### **Input Output Techniques**

# Start

Programmed

Interrupt driven

Direct Memory Access (DMA)

#### PROGRAMMED I/O


Data transfer operations are completely controlled by CPU i.e. CPU

executes a program that

- initiates,
- directs and
- terminates the I/O operation

#### PROGRAMMED I/O

- Useful where h/w costs need to be minimized.
- Entire I/O is handled by CPU
- STEPS
  - -1. Read I/O devices status bit
  - —2. Test status bit to determine if device is ready
  - —3. If device not ready return to step 1
  - —4. During interval when device is not ready CPU simply wastes its time until device is ready



#### Programmed I/O


- CPU has direct control over I/O
  - —Sensing status
  - —Read/write commands
  - —Transferring data
- CPU waits for I/O module to complete operation
- Wastes CPU time

#### Programmed I/O - detail

- CPU requests I/O operation
- NO module performs oper don
- I/C module sets statutoits
- CPU clecks status at periodically
- I/O module does not inform CPU directly
- I/O module es not interrupt CPU
- CPU pray wait or me back later

#### INTERRUPT DRIVEN I/O

- Major drawback of programmed I/O is busy waiting
- Speed of I/O devices is much slower than CPU
- Performance of CPU goes down as it has to repeatedly check for device status
- Solution: Switch to another task if device is not ready and thus use interrupt mechanism



#### Interrupt Driven I/O

- Overcomes CPU waiting
- No repeated CPU checking of device
- I/O module interrupts when ready

# Interrupt Driven I/O Basic Operation

- CPU issues read command
- I/O module gets data from peripheral whilst CPU does other work
- I/O module interrupts CPU
- CPU requests data
- I/O module transfers data




# Direct Memory Access Transfering data directly between memortYand I/O


 Direct memory access (DMA) is a feature of computer systems that allows certain hardware subsystems to access main system memory (RAM) independently of the central processing unit (CPU).

#### **DMA Function**

Additional Module (hardware) on bus

DMA controller takes over from CPU for
 I/O | Issue Read | CPU → DMA






(c) Direct memory access

#### How it's done


- When Processor wishes to read or write a block of dataissues a command to the DMA module, sending to the DMA module the following information:
- 1.Whether <u>a read or write</u> is requested, using the read or write control line between the processor and the DMA module.
- 2. The address of the I/O device involved, communicated on the data lines.
- 3. The starting location in memory to read from or write to, communicated on the data lines and stored by the DMA module in its **address register.**
- 4. The number of words to be read or written, again communicated via the data lines and stored in the **data count register**.

#### **Typical DMA Module Diagram**



#### **DMA Operation**

- CPU tells DMA controller:-
  - Read/Write
  - Device address
  - Starting address of memory block for data
  - Amount of data to be transferred
- CPU carries on with other work
- DMA controller deals with transfer
- DMA controller sends interrupt when finished



DACK = DMA acknowledge

DREQ = DMA request

HLDA = HOLD acknowledge

HRQ = HOLD request

Figure 7.14 8237 DMA Usage of System Bus

## Steps in DMA data transfer

- 1. The peripheral device (such as the disk controller) will request the service of DMA by pulling DREQ (DMA request) high.
- 2. The DMA will put a high on its **HRQ** (hold request), signaling the CPU through its **HOLD** pin that it needs to use the buses.
- 3. The CPU will finish the present bus and respond to the DMA request by putting high on its HDLA, indicating that the DMA module can use the buses.
- 4. DMA will activate DACK (DMA acknowledge), which tells the peripheral device that it will start to transfer the data.

# Steps in DMA data transfer

- 5. DMA starts to transfer the data from memory to peripheral.
- 6. After the DMA has finished its job it will deactivate HRQ, (hold made zero) signaling the CPU that it can regain control over its buses.
- 7.Processor again becomes the bus master.

#### **DMA** data transfer modes:

- Burst Mode
- Cycle Stealing Mode
- Transparent Mode

#### **DMA** data transfer modes

#### 1. DMA block transfer/Burst Mode

A block of data of **arbitrary length** is transferred in a single

#### burst

 Burst - Temporary high-speed data transmission mode used to facilitate sequential data transfer at maximum throughput.

#### 2. Cycle stealing mode

- DMA controller is allowed to use system bus to transfer one
  word of data at a time, after which it must return control of the
  bus to the CPU.
- The DMA module uses the system bus only when the processor
  does not need it, or it must force the processor to suspend
  operation temporarily.
- Referred to as cycle stealing, because the DMA module in effect steals a bus cycle.

#### **DMA** data transfer modes:

#### 3. Transparent DMA

DMA is allowed to steal only those cycles when CPU is not

using system bus

#### **Advantages of DMA**

- High transfer rates
  - fewer CPU cycles for each transfer.
  - DMA speedups the memory operations by bypassing the involvement of the CPU.
- Work overload on the CPU decreases.

#### **Disadvantages of DMA**

- DMA transfer requires a DMA controller to carry out the operation
- More expensive system
- Synchronization mechanisms must be provided in order to avoid accessing non-updated information from RAM
  - Cache coherence problem