

California State University, Northridge  
College of Engineering & Computer Science  
Electrical and Computer Engineering  
Department

ECE 443L Digital Electronics Laboratory  
Report 10

CMOS based Phase Lock Loop Circuit Design,  
Simulation and Experimental Test as well as  
Analysis

By Evan Thomas, Haroutun Haroutunian,  
Clayton Lawton



Professor: Sequare Daniel-Berhe






Figure 10.6: CASE 2 HAROUTUN  
Phase Lock Loop Simulation  
Result,  $V_{in} = 10\text{kHz}$




Figure 10.7: CASE 3 CLAYTON  
Phase Lock Loop Schematic,  
 $V_{in} = 10\text{kHz}$




Figure 10.8: CASE 3 CLAYTON  
Phase Lock Loop Simulation  
Result,  $V_{in} = 10\text{kHz}$




Figure 10.9: CASE 3 EVAN  
Phase Lock Loop Schematic,  
 $V_{in} = 15\text{kHz}$




Figure 10.10: CASE 3 EVAN  
Phase Lock Loop Simulation  
Result,  $V_{in} = 15\text{kHz}$




Figure 10.11: CASE 4 HAROUTUN  
Phase Lock Loop Schematic,  
 $V_{in} = 20\text{kHz}$




Figure 10.12: CASE 4 HAROUTUN  
Phase Lock Loop Simulation  
Result,  $V_{in} = 20\text{kHz}$

### Conclusion:

In this experiment, students are exposed to the functionality of a phase lock loop system. PLL systems are common systems in electronics as it is simple and outputs an output phase waveform in respect to the input phase waveform.