






Assignment for Lab 2
Weekly Lab Report Demo
CMOS Transistor Level
Current Source Design,
Simulation and
Experimental Test as
well as Analysis



Case 1 CMOS Mirror Normal Sizing




Case 3 NMOS Bias Double Sizing



Trace Color	Trace Name	X Values	Y1 - Y2	Y1(Cursor1) - Y2(Cursor2)	Max Y	Min Y	Avg Y
CURSOR 1,2	D(M5)	0.000 0.000	0.000 0.000	0.000 0.000	231.028u	231.028u	231.028u
	D(M3)	115.514u 115.514u	0.000 -115.514u	115.514u 115.514u	115.514u	115.514u	115.514u
	D(M4)	115.514u 115.514u	0.000 -115.514u	115.514u 115.514u	115.514u	115.514u	115.514u

Graphical representation of AC current Applied to Double Sized Biased NMOS Circuit

Graph of NMOS BIAS Double Sizing



Case 5 AC Current Mirror with Bias NMOS @ 2(W/L) @ 200 kHz