

Haroutun Haroutunian
Professor Berhe
ECE 443L
5 March 2022

Lab 3: CMOS Transistor Level Utility Amplifier Design





Figure 3.1: CMOS Transistor Amplifier Design with Double Sizing and V(m) @ 50mV and Freq @ 20kHz



Trace Color	Trace Name	Y1	Y2	Y1 - Y2	Y1(Cursor1) - Y2(Cursor2)		73.618m		
	X Values	36.870u	62.783u	-25.912u	Y1 - Y1(Cursor1)	Y2 - Y2(Cursor2)	Max Y	Min Y	Avg Y
	V(M4:d)	827.181m	2.6687	-3.5848	-1.9151	1.7433	4.4120	827.181m	2.6196
CURSOR 1,2	V(M1:d)	2.7423	2.6687	73.618m	0.000	0.000	2.7423	2.6687	2.7055

Figure 3.2: CMOS Transistor Amplifier Waveform and Cursor with Double Sizing and A(v) @ 48.38V




Figure 3.3: CMOS Transistor Amplifier Design with Triple Sizing and V(m) @ 35mV and Freq @ 25kHz




Figure 3.4: CMOS Transistor Amplifier Waveform and Cursor with Triple Sizing and A(v) @ 67.27V




Figure 3.5: CMOS Transistor Amplifier Design with Quadruple Sizing and V(m) @ 20mV and Freq @ 40kHz




Figure 3.6: CMOS Transistor Amplifier Waveform and Cursor with Quadruple Sizing and A(v) @ 125.9V