


## 1. Sequential, Loading-aware Flow

### 1) DC simulation to extract DC bias voltages in the output


#### (1) DC\_VDC1 (DC output from MN1, LNA, MN2)

Only the active components (LNA, ADD, MX) need simulations.



# CONTOUR Testbench Settings

Hyeon-Yeong Yeo



- VoutDC\_mn1

```

VAR
  VAR19
  case1_VoutDC_mn1_0=0
  case1_VoutDC_mn1_1=case1_Vb_mn1_1
  case1_VoutDC_mn1_2=case1_Vb_mn1_2
  case1_VoutDC_mn1_3=0
  case1_VoutDC_mn1_4=0
  case1_VoutDC_mn1_5=0

  VAR30
  case1_VoutDC_mn1=case1_mn1_0*case1_VoutDC_mn1_0+case1_mn1_1*case1_VoutDC_mn1_1+case1_mn1_2*case1_VoutDC_mn1_2+case1_mn1_3*case1_VoutDC_mn1_3+case1_mn1_4*case1_VoutDC_mn1_4+case1_mn1_5*case1_VoutDC_mn1_5

```

- VoutDC\_lna

```

MeasEqn
Meas1
  case1_VoutDC_lna_ss0=case1_VoutDC_mn1
  case1_VoutDC_lna_ss1=DC.case1_vout_lna_ss1
  case1_VoutDC_lna_ss2=DC.case1_vout_lna_ss2

MeasEqn
Meas2
  case1_VoutDC_lna=case1_lna_ss0*case1_VoutDC_lna_ss0+case1_lna_ss1*case1_VoutDC_lna_ss1+case1_lna_ss2*case1_VoutDC_lna_ss2

```

- VoutDC\_mn2

# CONTOUR Testbench Settings

Hyeon-Yeong Yeo


```


MeasEgn
Meas4
case1_VoutDC_mn2_0=case1_VoutDC_Ina
case1_VoutDC_mn2_1=case1_Vb_mn2_1
case1_VoutDC_mn2_2=case1_Vb_mn2_2
case1_VoutDC_mn2_3=case1_VoutDC_Ina
case1_VoutDC_mn2_4=0
case1_VoutDC_mn2_5=case1_VoutDC_Ina

MeasEgn
Meas6
case1_VoutDC_mn2=case1_mn2_0+case1_VoutDC_mn2_1+case1_mn2_2+case1_mn2_3+case1_mn2_4+case1_mn2_5*case1_VoutDC_mn2_5

```

## (2) DC\_VDC2 (ADD, MN3)





- $V_{outpDC\_add}$ ,  $V_{outnDC\_add}$ ,  $V_{outDC\_add}$

<b>Meas Eqn</b>	<b>MeasEqn</b>
	<b>Meas8</b>
	case2_VoutpDC_add_sd1=DC.case2_voutp_add_sd1
	case2_VoutnDC_add_sd1=DC.case2_voutn_add_sd1
	case2_VoutpDC_add_sd2=DC.case2_voutp_add_sd2
	case2_VoutnDC_add_sd2=DC.case2_voutn_add_sd2
<b>Meas Eqn</b>	<b>MeasEqn</b>
	<b>Meas9</b>
	case2_VoutpDC_add=case2_add_sd1*case2_VoutpDC_add_sd1+case2_add_sd2*case2_VoutpDC_add_sd2
	case2_VoutnDC_add=case2_add_sd1*case2_VoutnDC_add_sd1+case2_add_sd2*case2_VoutnDC_add_sd2

```

MeasEqn
Meas10
case3_VoutpDC_add_dd0=case3_VoutpDC_mn2
case3_VoutnDC_add_dd0=case3_VoutnDC_mn2
case3_VoutpDC_add_dd1=DC.case3_voutp_add_dd1
case3_VoutnDC_add_dd1=DC.case3_voutn_add_dd1

MeasEqn
Meas11
case3_VoutpDC_add=case3_add_dd0*case3_VoutpDC_add_dd0+case3_add_dd1*case3_VoutpDC_add_dd1
case3_VoutnDC_add=case3_add_dd0*case3_VoutnDC_add_dd0+case3_add_dd1*case3_VoutnDC_add_dd1

```

- VoutDC\_mn3, VoutpDC\_mn3, VoutnDC\_mn3

```

MeasEqn
Meas4
case1_VoutDC_mn3_0=case1_VoutDC_add
case1_VoutDC_mn3_1=case1_Vb_mn3_1
case1_VoutDC_mn3_2=case1_Vb_mn3_2
case1_VoutDC_mn3_4=0

MeasEqn
Meas5
case1_VoutDC_mn3=case1_mn3_0*case1_VoutDC_mn3_0+case1_mn3_1*case1_VoutDC_mn3_1+case1_mn3_2*case1_VoutDC_mn3_2+case1_mn3_4*case1_VoutDC_mn3_4

VAR
VAR78
case2_VoutpDC_mn3_1=case2_Vb_mn3_1_p
case2_VoutnDC_mn3_1=case2_Vb_mn3_1_n
case2_VoutpDC_mn3_2=case2_Vb_mn3_2_p
case2_VoutnDC_mn3_2=case2_Vb_mn3_2_n
case2_VoutpDC_mn3_4=0
case2_VoutnDC_mn3_4=0

VAR
VAR79
case2_VoutpDC_mn3=case2_mn3_1_p*case2_VoutpDC_mn3_1+case2_mn3_2_p*case2_VoutpDC_mn3_2+case2_mn3_4_p*case2_VoutpDC_mn3_4
case2_VoutnDC_mn3=case2_mn3_1_n*case2_VoutnDC_mn3_1+case2_mn3_2_n*case2_VoutnDC_mn3_2+case2_mn3_4_n*case2_VoutnDC_mn3_4

```


## 2) HB simulation to extract Zin/Zout per topology

### (1) HB\_Z1 (Zout\_mn1, Zin\_mx, Zinp\_mx, Zinn\_mx)


- MN1 → Zout\_mn1

# CONTOUR Testbench Settings

Hyeon-Yeong Yeo




MN\_1 (C||R-vb)




- MX → Zin\_mx, Zinp\_mx, Zinn\_mx

# CONTOUR Testbench Settings

Hyeon-Yeong Yeo





MeasEqn  
 Meas13  
 case1\_Zin\_mx=case1\_mx\_sd1\*case1\_Zin\_mx\_sd1


MeasEqn  
 Meas31  
 case3\_Zinp\_mx=case3\_mx\_dd1\*case3\_Zinp\_mx\_dd1+case3\_mx\_dd2\*case3\_Zinp\_mx\_dd2  
 case3\_Zinn\_mx=case3\_mx\_dd1\*case3\_Zinn\_mx\_dd1+case3\_mx\_dd2\*case3\_Zinn\_mx\_dd2


**(2) HB\_Z2 (Zout\_Ina, Zoutp\_Ina, Zoutn\_Ina, Zin\_mn3, Zinp\_mn3, Zinn\_mn3)**

## CONTOUR Testbench Settings

Hyeon-Yeong Yeo

- LNA → Zout\_Ina, Zoutp\_Ina, Zouth\_Ina






- MN3 → Zin\_mn3, Zinp\_mn3, Zinn\_mn3


# CONTOUR Testbench Settings

Hyeon-Yeong Yeo



## CONTOUR Testbench Settings

Hyeon-Yeong Yeo



**MeasEqn** Meas30  
case1\_Zin\_mn3=case1\_mn3\_0\*case1\_Zin\_mn3\_0+case1\_mn3\_1\*case1\_Zin\_mn3\_1+case1\_mn3\_2\*case1\_Zin\_mn3\_2+case1\_mn3\_4\*case1\_Zin\_mn3\_4

**MeasEqn**  
**Meas42**  
case2\_Zinp\_mn3=case2\_mn3\_1\_p\*case2\_Zinp\_mn3\_1+case2\_mn3\_2\_p\*case2\_Zinp\_mn3\_2+case2\_mn3\_4\_p\*case2\_Zinp\_mn3\_4  
case2\_Zinn\_mn3=+case2\_mn3\_1\_n\*case2\_Zinn\_mn3\_1+case2\_mn3\_2\_n\*case2\_Zinn\_mn3\_2+case2\_mn3\_4\_n\*case2\_Zinn\_mn3\_4

(3) HB\_Z3

Zout\_mn2, Zoutp\_mn2, Zoutn\_mn2, Zin\_add, Zinp\_add, Zinn\_add

(4) HB\_Z4

Zout\_add, Zoutp\_add, Zoutn\_add, Zin\_mn2, Zinp\_mn2, Zinn\_mn2

(5) HB Z5


Zin Ina, Zout mn3, Zoutp mn3, Zoutn mn3

## 2. HB simulation to evaluate

### (1) HB\_MN1

Import:  $Z_{in\_lna}$

Output (to export to the next stage):  $V_{out\_fund}$  ( $V_{out\_mn1}$ ),  $V_{in\_fund}$ ,  $V_{outDC}$  ( $V_{outDC\_mn1}$ )



```


MeasEgn
Meas51
case1_Vin_fund=case1_mn1_0*case1_Vin_fund_mn1_0+case1_mn1_1*case1_Vin_fund_mn1_1+case1_mn1_2*case1_Vin_fund_mn1_2+case1_mn1_3*case1_Vin_fund_mn1_3+case1_mn1_4*case1_Vin_fund_mn1_4+case1_mn1_5*case1_Vin_fund_mn1_5
case1_Vout_fund=case1_mn1_0*case1_Vout_fund_mn1_0+case1_mn1_1*case1_Vout_fund_mn1_1+case1_mn1_2*case1_Vout_fund_mn1_2+case1_mn1_3*case1_Vout_fund_mn1_3+case1_mn1_4*case1_Vout_fund_mn1_4+case1_mn1_5*case1_Vout_fund_mn1_5
case1_VoutDC=case1_mn1_0*case1_VoutDC_mn1_0+case1_mn1_1*case1_VoutDC_mn1_1+case1_mn1_2*case1_VoutDC_mn1_2+case1_mn1_3*case1_VoutDC_mn1_3+case1_mn1_4*case1_VoutDC_mn1_4+case1_mn1_5*case1_VoutDC_mn1_5


```

## (2) HB\_LNA

Import: Zout\_mn1, Zin\_mn2, Vout\_mn1, VoutDC\_mn1

Output (to export to the next stage): Vout\_fund, Voutp\_fund, Voutn\_fund, VoutDC, VoutpDC, VoutnDC





### (3) HB\_MN2

Import: Zout\_Ina, Zin\_add, Vout\_Ina, VoutDC\_Ina, Zoutp\_Ina, Zoutn\_Ina, Zinp\_add, Zinn\_add, Voutp\_Ina, Voutn\_Ina, VoutpDC\_Ina, VoutnDC\_Ina

Output (to export to the next stage): Vout\_fund, Voutp\_fund, Voutn\_fund, VoutDC, Voutp\_DC, Voutn\_DC

### (4) HB\_ADD

Import: Zout\_mn2, Zin\_mn3, Vout\_mn2, VoutDC\_mn2, Zoutp\_mn2, Zoutn\_mn2, Zinp\_mn3, Zinn\_mn3, Voutp\_mn2, Voutn\_mn2, VoutpDC\_mn2, VoutnDC\_mn2

Output (to export to the next stage): Vout\_fund, Voutp\_fund, Voutn\_fund, VoutDC, VoutpDC, VoutnDC

**(5) HB\_MN3**


Import: Zout\_add, Zin\_mx, Voutt\_add, VoutDC\_add, Zoutp\_add, Zoutn\_add, Zinp\_mx, Zinn\_mx, Voutp\_add, Voutn\_add, VoutpDC\_add, VoutnDC\_add


Output (to export to the next stage): Vout\_fund, Voutp\_fund, Voutn\_fund, VoutDC,  
VoutpDC, VoutnDC

(6) HB\_MX

Import: Vin\_fund, Zout\_mn3, Vout\_mn3, VoutDC\_mn3, Zoutp\_mn3, Zoutn\_mn3,  
Voutp\_mn3, Voutn\_mn3, VoutpDC\_mn3, VoutnDC\_mn3

Output: Vout\_fund





```

MeasEqn
Meas114
case2_Vout_fund_mx_dd1=mix(HB.case2_vout_mx_dd1,{1,-1})
case2_Vout_fund_mx_dd2=mix(HB.case2_vout_mx_dd2,{1,-1})
case2_Vout_fund=case2_mx_dd1*case2_Vout_fund_mx_dd1+case2_mx_dd2*case2_Vout_fund_mx_dd2

```