


# Fundamentals of CMOS RF PLL Frequency Synthesizer

**Professor Hyunchol Shin**

High-Speed Integrated Circuits and Systems Lab  
School of Semiconductor Systems Engineering  
Kwangwoon University  
Seoul, Korea



## PLL Synthesizer in RF Transceiver




- **Receiver:**
  - LNA and Downconversion mixer
- **Transmitter:**
  - Upconversion mixer and power amplifier
- **PLL:**
  - Synthesizer provides LO signals for the frequency-converting mixers

# Frequency Synthesizer



- ❑ Precise clock is always needed in wireless and wire-line communication systems
  - Phase locked loop (PLL) forces a free-running inaccurate oscillator to generate a precise stable clean wanted frequency
  - Frequency synthesizer synthesizes the output frequency as users want.
  - PLL synthesizer is a frequency synthesizer based on PLL
- ❑ Design Requirements
  - Output frequency accuracy
  - Frequency resolution
  - Spectral purity: Phase noise, Spur
  - Lock time
  - Power consumption, silicon area
- ❑ Architecture
  - PLL-based frequency synthesizer: Integer-N type, Fractional-N type

## PLL-based Frequency Synthesizer Overview



- Operations:
  - Reference clock generates a clean and accurate, but low frequency ( $\sim$  few MHz) signal  $f_{\text{ref}}$
  - VCO generates an unstable and inaccurate, but very high frequency ( $\sim$  few GHz) signal  $f_o$
  - Divider  $\div N$  divides the VCO signal  $f_o$  by  $N$  to produce  $f_o/N$
  - Phase Detector (PD) converts phase error to corresponding voltage signal
  - LPF converts the PD output voltage to dc to control the VCO frequency
- Results:
  - Feedback loop works for locking the divided VCO signal to the reference clock  $\rightarrow f_{\text{ref}} = f_o/N$
  - Then, VCO output frequency can be tuned by adjusting the divide ratio  $N \rightarrow$  Frequency synthesis:  $f_o = N \times f_{\text{ref}}$
- Now, we need more study to understand the full operation principle

# Voltage-Controlled Oscillator Transfer Function



$$\omega_{out} = \omega_o + K_{VCO}V_{tune}$$

$$\phi_{out}(t) = \int_{-\infty}^t (\omega_o + K_{VCO}V_{tune})dt$$

$$V_{out}(t) = A \cos \left( \omega_o t + K_{VCO} \int_{-\infty}^t V_{tune} dt \right)$$

Excess phase




$$\phi_{vco}(t) = K_{VCO} \int V_{tune} dt$$

$$\frac{\phi_{vco}(s)}{V_{tune}(s)} = \frac{K_{VCO}}{s}$$





→ VCO is an integrator of  $V_{tune}$

## Phase Detector



- Ideal PD produces dc output signal in proportion to the input phase difference.



# Implementation of Phase Detector: XOR




# Alignment of VCO Phase to Reference Phase




VCO frequency need to increase in order to achieve the phase alignment at  $t_1$

Note: It is not so simple in practice

# A Simple PLL Implementation Example




## Frequency Step Response



# Understanding Simple PLL Synthesizer Operation


## Simple PLL Synthesizer Architecture



- It is a negative feedback system with PD as an error amplifier
- The divided output phase ( $\phi_o/N$ ) is locked to the input phase ( $\phi_{in}$ )  
→ Phase locking system (not frequency locking system, why ?)
- In “phase-locked” condition,


$$\varphi_{in} - \frac{\varphi_o}{N} = \text{constant} \Rightarrow \frac{d(\varphi_{in} - \frac{\varphi_o}{N})}{dt} = 0 \Rightarrow f_{in} = \frac{f_o}{N} \Rightarrow f_o = N \cdot f_{in}$$

## Waveforms in a Simple PLL Operation



※ also known as Type-I PLL

# Linear Model of Type-I PLL



$$H(s)\Big|_{open} = \frac{\varphi_{out}(s)}{\varphi_{in}(s)}\Big|_{open} = K_{PD} \cdot \frac{1}{1 + \frac{s}{\omega_{LPF}}} \cdot \frac{K_{VCO}}{s}$$

$$H(s)\Big|_{closed} = \frac{\varphi_{out}(s)}{\varphi_{in}(s)} = N \cdot \frac{K_{PD}K'_{VCO}}{\frac{s^2}{\omega_{LPF}} + s + K_{PD}K'_{VCO}}$$

where  $K'_{VCO} = \frac{K_{VCO}}{N}$

## General Transfer Function of a Second-Order Low-Pass System

$$\Rightarrow H(s) = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

\* Natural Frequency:  $\omega_n = \sqrt{\omega_{LPF}K_{PD}K'_{VCO}}$


\* Damping Factor:  $\zeta = \frac{1}{2} \sqrt{\frac{\omega_{LPF}}{K_{PD}K'_{VCO}}}$

# Second-Order Feedback System Response


$$H(s) = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

where  $\omega_n$  is natural frequency  
 $\zeta$  is damping factor

## Time-domain response





## Frequency-domain response



$$\text{Optimal Design} \rightarrow \zeta = \frac{1}{\sqrt{2}} \rightarrow K_{PD}K_{VCO} = \frac{\omega_{LPF}^2}{2}$$

# Limitations of Simple PLL (1)


- Tight relation between the loop stability and  $K_{VCO}$ ,  $\omega_{LPF}$




$$\left. \begin{aligned} \zeta &= \frac{1}{2} \sqrt{\frac{\omega_{LPF}}{K_{PD}K_{VCO}}} \\ \omega_n &= \sqrt{\omega_{LPF}K_{PD}K_{VCO}} \\ \zeta\omega_n &= \frac{1}{2}\omega_{LPF} \end{aligned} \right\} \begin{array}{c} \text{conflicting requirements} \\ K_{VCO} \uparrow \Rightarrow PM \text{ or } \zeta \downarrow \\ \omega_{LPF} \downarrow \Rightarrow PM \text{ or } \zeta \downarrow \end{array} \left\{ \begin{array}{l} \text{Stability} \propto \zeta \\ \text{Lock time} \propto \frac{1}{\omega_{LPF}} \\ \text{Phase Error} \propto \frac{1}{K_{PD}K_{VCO}} \\ \text{Sideband Spur} \propto \omega_{LPF} \end{array} \right.$$

# Limitations of Simple PLL (2)

- Limited acquisition range  $\sim \omega_{LPF}$ 
  - ✓ If the input frequency is too much far from the target frequency at startup, the loop is unlikely to lock forever, or possibly lock to a harmonic frequency of the input signal
  - ✓ Note: PD does not work for different frequency signals  $\rightarrow$  When two input signals have different frequencies, the PD output will be a beat signal whose dc component is zero.





- Thus, additional frequency acquisition loop by using a FLL may be needed




- Charge-pump PLL can overcome these limitations.
- Charge-pump PLL is the most popular PLL architecture in RF synthesizer due to the far wider frequency and phase locking range.




# Tri-State Phase-Frequency Detector



Input-Output Transfer Characteristics



# PFD/CP/C<sub>1</sub> Transfer Function



The change in  $V_{cont}$  in every period

$$\Delta V_{cont} = \frac{\Delta \phi_o}{2\pi} \cdot T_{in} \cdot \frac{I_p}{C_1}$$

The slope of the ramp is given by

$$\frac{\Delta V_{cont}}{T_{in}} = \frac{\Delta \phi_o}{2\pi} \cdot \frac{I_p}{C_1}$$



$V_{cont}(t)$  is given by

$$V_{cont}(t) \approx \frac{\Delta \phi_o}{2\pi} \cdot \frac{I_p}{C_1} \cdot t \cdot u(t)$$

Gain of PFD/CP/C<sub>1</sub> can be written as


$$\frac{V_{cont}}{\Delta \phi_o}(s) = \frac{I_p}{2\pi C_1} \cdot \frac{1}{s}$$

# Waveforms in Charge-Pump PLL



## Closed-Loop Transfer Function of CP PLL

- PLL is inherently a discrete-time system, working with a clock frequency  $f_{ref}$
- But, we can model the discrete-time PLL as a continuous-time system
  - as long as Loop Bandwidth  $\ll f_{ref} \rightarrow$  What would happen if  $f_{REF}$  is not much larger than LBW ?
- The following is the continuous-time model of the CP PLL




$$H(s)\big|_{open} = \frac{\phi_{out}}{\phi_{in}}(s)\big|_{open} = \frac{I_p}{2\pi C_1} \frac{K_{VCO}}{s^2}$$


$\rightarrow$  named as Type-II  
because it has two poles at the origin.

$$H(s)\big|_{closed} = N \cdot \frac{\frac{I_p K'_{VCO}}{2\pi C_1}}{s^2 + \frac{I_p K'_{VCO}}{2\pi C_1}}, \text{ where } s_{p1,2} = \pm j \sqrt{\frac{I_p K'_{VCO}}{2\pi C_1}}, K'_{VCO} = \frac{K_{VCO}}{N} \rightarrow \text{Always unstable !!}$$

# Stabilizing the Unstable CPPLL by adding a Zero



# Creating a Stabilizing Zero by adding a Resistor $R_1$



## Transfer Function of 2<sup>nd</sup>-order CPPLL

$$H_{open}(s) = \frac{I_p K_{vco}}{2\pi C_1 s^2} (1 + R_1 C_1 s)$$

$$H_{closed}(s) = N \cdot \frac{\frac{I_p K'_{vco}}{2\pi C_1} (R_1 C_1 s + 1)}{s^2 + \frac{I_p K'_{vco}}{2\pi} R_1 s + \frac{I_p K'_{vco}}{2\pi C_1}}$$



$$\omega_n = \sqrt{\frac{I_p K'_{vco}}{2\pi C_1}}$$

$$\zeta = \frac{R_1}{2} \sqrt{\frac{I_p C_1 K'_{vco}}{2\pi}}$$

## Stability Issue: $R_1$ Tuning

$$H_{open}(s) = \frac{I_p K_{vco}}{2\pi C_1 s^2} (1 + R_1 C_1 s)$$



$$H_{closed}(s) = N \cdot \frac{\frac{I_p K'_{vco}}{2\pi C_1} (R_1 C_1 s + 1)}{s^2 + \frac{I_p K'_{vco}}{2\pi} R_1 s + \frac{I_p K'_{vco}}{2\pi C_1}}$$



## Stability Issue: $C_1$ Tuning

$$H_{open}(s) = \frac{I_p K_{vco}}{2\pi C_1 s^2} (1 + R_1 C_1 s)$$


$$H_{closed}(s) = N \cdot \frac{\frac{I_p K'_{vco}}{2\pi C_1} (R_1 C_1 s + 1)}{s^2 + \frac{I_p K'_{vco}}{2\pi} R_1 s + \frac{I_p K'_{vco}}{2\pi C_1}}$$




# Stability Issue: $I_p$ Tuning

$$H_{open}(s) = \frac{I_p K_{vco}}{2\pi C_1 s^2} (1 + R_1 C_1 s)$$

$$H_{closed}(s) = N \cdot \frac{\frac{I_p K'_{vco}}{2\pi C_1} (R_1 C_1 s + 1)}{s^2 + \frac{I_p K'_{vco}}{2\pi} R_1 s + \frac{I_p K'_{vco}}{2\pi C_1}}$$



## Transient Response




$$H(s) = \frac{\frac{I_p K_{vco}}{2\pi C_1} (R_1 C_1 s + 1)}{s^2 + \frac{I_p K_{vco}}{2\pi} R_1 s + \frac{I_p K_{vco}}{2\pi C_1}}$$

The inverse Laplace transform of the closed-loop transfer function gives

$$\Delta\omega_{out}(t) = \begin{cases} \Delta\omega_{in}u(t) - \Delta\omega_{in} \left[ \cos(\sqrt{1-\zeta^2}\omega_n t) - \frac{\zeta}{\sqrt{1-\zeta^2}} \sin(\sqrt{1-\zeta^2}\omega_n t) \right] e^{-\zeta\omega_n t} u(t) & (\zeta < 1) \\ \Delta\omega_{in}u(t) - \Delta\omega_{in} (1 - \omega_n t) e^{-\zeta\omega_n t} u(t) & (\zeta = 1) \\ \Delta\omega_{in}u(t) - \Delta\omega_{in} \left[ \cosh(\sqrt{\zeta^2-1}\omega_n t) - \frac{\zeta}{\sqrt{\zeta^2-1}} \sinh(\sqrt{\zeta^2-1}\omega_n t) \right] e^{-\zeta\omega_n t} u(t) & (\zeta > 1) \end{cases}$$


- The loop time constant:  $\frac{1}{\zeta\omega_n} = \frac{4\pi}{R_1 C_1 K_{vco}}$

(cf.) Hyperbolic functions



# Ripple due to $I_p R_1$

- $R_1$  successfully stabilizes the loop.
- But  $R_1$  creates unwanted ripple voltage on  $V_{tune}$  at the same time !!




Periodically disturbing  $V_{tune}$  leads to creating large spur (a.k.a reference spur)

→ Why? → See the next slide


# Ripple creates Sideband Spur

- Periodic fluctuation on the VCO tuning voltage generates sideband spurious tones




$$\begin{aligned}
 V_o(t) &= A \cos \left[ \omega_c t + 2\pi \cdot K_{VCO} \int V_{tune}(t) dt \right] \\
 &= A \cos \left[ \omega_c t + \frac{K_{VCO} \cdot \Delta V}{f_{ref}} \sin(2\pi f_{ref} t) \right] \\
 &\cong A \cos(\omega_c t) \pm \frac{A}{2} \cdot \frac{K_{VCO} \cdot \Delta V}{f_{ref}} \cos\{2\pi(f_c \pm f_{ref})t\}
 \end{aligned}$$

$$\text{Spur} = 20 \log \left( \frac{1}{2} \cdot \frac{K_{VCO} \cdot \Delta V}{f_{ref}} \right) \quad (\text{dBc})$$



## Higher-Order Loop to Reduce the Ripple

- Large voltage spike through  $R_1$  &  $C_1$  can be reduced by adding a small  $C_2$




- Since  $C_2$  poses an additional pole, it will potentially degrade the stability
- Practically,  $C_2$  should be small enough in the range of

$$C_2 \approx (0.1 \sim 0.2) \cdot C_1$$


## Higher-order Loop Filters

### 2<sup>nd</sup>-order Loop Filter → 3<sup>rd</sup>-order PLL




$$F(s) = \frac{1 + sC_1R_1}{s(C_1 + C_2) \left(1 + s \frac{C_1C_2R_1}{C_1 + C_2}\right)}$$

### 3<sup>rd</sup>-order Loop Filter → 4<sup>th</sup>-order PLL



$$F(s) = \frac{1 + sC_1R_1}{s(C_1C_2C_3R_1R_3s^2 + s[C_1R_1(C_2 + C_3) + C_3R_3(C_1 + C_2)] + (C_1 + C_2 + C_3))}$$

## Type-II 3<sup>rd</sup>-order PLL: Transfer Function



$$\text{Open Loop Gain } G(s) = \frac{1}{N} \frac{I_p}{2\pi} \frac{K_{vco}}{s} \frac{1}{sC_2 + \frac{1}{R_1 + \frac{1}{sC_1}}} = \frac{I_p K_{vco}}{2\pi N} \frac{1 + sR_1C_1}{s^2(C_1 + C_2) \left(1 + sR_2 \frac{C_1C_2}{C_1 + C_2}\right)}$$

$$\text{Let } \omega_z = \frac{1}{R_1C_1}, \omega_p = \frac{1}{R_1 \frac{C_1C_2}{C_1 + C_2}},$$

$$\Rightarrow \text{Open-loop Gain } G(s) = \frac{I_p K_{vco}}{2\pi N} \frac{1 + \frac{s}{\omega_z}}{s^2(C_1 + C_2) \left(1 + \frac{s}{\omega_p}\right)}$$

$$\Rightarrow \text{Closed-loop Gain } H(s) = N \frac{G(s)}{1 + G(s)} = \frac{K_{cp} K_{vco} (1 + sR_1C_1)}{s^3 R_1 C_1 C_2 + s^2 (C_1 + C_2) + s R_1 C_1 \frac{K_{cp} K_{vco}}{N} + \frac{K_{cp} K_{vco}}{N}}$$

## Type-II 3<sup>rd</sup>-order PLL: Cross-over frequency $\omega_c$


$$G(s) = \frac{I_p K_{vco}}{2\pi N} \frac{1 + \frac{s}{\omega_z}}{s^2(C_1 + C_2) \left(1 + \frac{s}{\omega_p}\right)}$$

$$\text{if } \omega_z \ll \omega_c \ll \omega_p$$

$$|G(j\omega_c)| = \frac{I_p K_{vco}}{2\pi N} \left| \frac{1 + \frac{j\omega_c}{\omega_z}}{\omega_c^2 (C_1 + C_2) \left(1 + \frac{j\omega_c}{\omega_p}\right)} \right|$$

$$\approx \frac{I_p K_{vco}}{2\pi N} \frac{\omega_c}{\omega_c^2 (C_1 + C_2)} = 1$$


$$\therefore \omega_c = \frac{I_p K_{vco}}{2\pi N} \frac{R_1 C_1}{(C_1 + C_2)} \approx \frac{I_p K_{vco} R_1}{2\pi N}$$






## Effect of $R_1$ on the Loop Stability

Too much high or low  $R_1$  will make the loop unstable.  
After all, both cases will have the same effect as removing  $R_1$ .




## Integer-N Frequency Synthesizers

# Frequency Synthesizer in RF Transceiver




- Receiver:
  - LNA and Down-conversion mixer
- Transmitter:
  - Up-conversion mixer and power amplifier
- PLL:
  - Synthesizer provides LO signal for the up/down-conversion mixers

## Basic Integer-N Synthesizer




$$f_{out} = N \cdot f_{REF}$$

# Pulse Swallow Divider




Total Divide Ratio (N) =  $(P+1) \times B + P \times (A-B) = P \cdot A + B$

# Frequency Coverage and Channel Spacing




- **Frequency coverage** is determined by the VCO tuning range and the divide-ratio range.
  - $\{f_{o,max} \sim f_{o,min}\}$  and  $\{(N_{max} \sim N_{min}) \times f_{ref}\}$
- **Channel Spacing**
  - Integer-N Frequency Synthesizer
    - $f_{ref}$  because  $f_o = N \times f_{ref}$  where N is an integer number
  - Fractional-N Frequency Synthesizer
    - smaller than  $f_{ref}$  because  $f_o = N.f \times f_{ref}$  where (N.f) is a fractional number

# Channel Selection in Receiver




- LO frequency must be properly set to select a wanted channel among the multiple channels.
- Frequency synthesizer is needed for this purpose.

# Effect of LO Frequency Error




- Frequency accuracy is dictated by the communication standards (e.g.  $\pm 150\text{Hz}$  for IS-95B)
- It can destroy a neighbor channel in a transmitter, and cause a partial loss of a received signal in a receiver.
- Frequency accuracy is mainly determined by the accuracy of the reference clock frequency.
  - e.g. if TCXO with 60 ppm accuracy at 20 MHz is used for 2.4 GHz FS, the frequency accuracy will be  $60 \text{ ppm} \times 2.4\text{GHz} = 144 \text{ kHz}$

# Reciprocal Mixing



# Loop Transient Behavior – Lock Time



- Settling time requirements are set by communication standards;
  - inter-frequency hand-off or hard hand-off
  - intermittent power on/off for power saving management
  - frequency hopping (IEEE 802.15.4 or IEEE 802.11g)
- Lock time
  - defined by the time needed to switch the frequency with a certain accuracy (e.g. 150 ms with an accuracy of  $\pm 100\text{ppm}$ )
  - mainly determined by the feedback loop dynamics (loop bandwidth and phase margin)
  - significantly affected by unexpected non-linear disturbances such as switching noise.

# Settling Behavior

- In RF synthesizer, the transients of interest are
  - (1) Startup switching: the synthesizer has been off and now switched on
  - (2) Channel switching: the feedback divide ratio changes in order to hop from one channel to another → equivalent to the case when the input frequency changes

$$\begin{aligned} Y(s) &= \frac{H(s)}{1 + (A + \varepsilon)H(s)} X(s) \\ &\approx \frac{H(s)}{1 + AH(s)} \cdot \frac{1}{1 + \varepsilon/A} X(s) \\ &\approx \frac{H(s)}{1 + AH(s)} \left(1 - \frac{\varepsilon}{A}\right) X(s) \end{aligned}$$

# Settling Time Calculation

$$\left|1 - \frac{N_1}{N_2}\right| g(t) u(t) \leq \alpha$$


where

$$\begin{aligned} g(t) &= 1 - \left[ \cos(\sqrt{1 - \zeta^2} \omega_n t) - \frac{\zeta}{\sqrt{1 - \zeta^2}} \sin(\sqrt{1 - \zeta^2} \omega_n t) \right] e^{-\zeta \omega_n t} \quad (\zeta < 1) \\ &= 1 - (1 - \omega_n t) e^{-\zeta \omega_n t} \quad (\zeta = 1) \\ &= 1 - \left[ \cosh(\sqrt{\zeta^2 - 1} \omega_n t) - \frac{\zeta}{\sqrt{\zeta^2 - 1}} \sinh(\sqrt{\zeta^2 - 1} \omega_n t) \right] e^{-\zeta \omega_n t} \quad (\zeta > 1) \end{aligned}$$

$$\text{For example, when } \zeta = \frac{\sqrt{2}}{2} \Rightarrow t_s = \frac{\sqrt{2}}{\omega_n} \ln \left| \sqrt{2} \left(1 - \frac{N_1}{N_2}\right) \frac{1}{\alpha} \right|$$

# PLL Design Issues: Noise and Non-idealities


## VCO Phase Noise at PLL Output



$$\frac{\phi_{out}}{\phi_{VCO}} = \frac{s^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

→ exhibiting high-pass behavior

# Phase Noise in PLL




- Open Loop Transfer Function  $G(s) = \frac{K_{pd}K_{vco}F(s)}{s}$
- Closed Loop Transfer Function  $H(s) = \frac{\phi_o(s)}{\phi_{in}(s)} = \frac{G(s)}{1 + \frac{1}{N} \cdot G(s)}$

(cf.) If  $F(s)$  is a first-order filter,

$$H(s) \text{ becomes second-order system as such } H(s) = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

# Noise Analysis of PLL



$$\theta_{no}^2 = \left( \theta_{nr}^2 + \theta_{nd}^2 + \frac{(\theta_{np}^2 + \theta_{nl}^2)}{K_{pd}^2} \right) \cdot \left( \frac{G(s)}{1 + G(s)/N} \right)^2 + \theta_{nv}^2 \cdot \left( \frac{1}{1 + G(s)/N} \right)^2$$

For the 2<sup>nd</sup>-order PLL;


$$\frac{G(s)}{1 + G(s)/N} = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

$$\frac{1}{1 + G(s)/N} = \frac{s^2 + 2\zeta\omega_n s}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$




# Noise Transfer Characteristics

$$\theta_{no}^2 = \left( \theta_{nr}^2 + \theta_{nd}^2 + \frac{(\theta_{np}^2 + \theta_{nl}^2)}{K_{pd}^2} \right) \cdot \left( \frac{G(s)}{1 + G(s)/N} \right)^2 + \theta_{nv}^2 \cdot \left( \frac{1}{1 + G(s)/N} \right)^2$$



- In-band Phase Noise
  - Approximately, Phase Detector Noise Floor (PDFN) + 20log(N)
  - ex) PDFN = -150 dBc/Hz,  $f_{ref} = 1$  MHz,  $f_{out} = 2$  GHz,  $N = 2000 \rightarrow -150 + 20\log(2000) = -84$  dBc/Hz
- Out-of-band Phase Noise
  - Almost equal to VCO Phase Noise

# Typical Phase Noise Characteristics of PLL



- In-band noise is proportional to the divide ratio ( $N^2$ )

$$\theta_{no}^2 \propto \theta_{nr}^2 \cdot \left( \frac{G(s)}{1 + G(s)/N} \right)^2 \approx N^2 \cdot \theta_{nr}^2$$

- Out-of-band noise follows the inherent VCO phase noise
- Possible noise peaking due to the loop transfer characteristics

# PFD and CP Design

- PFD/CP


- converts the phase error between  $\phi_{ref}$  and  $\phi_{vco}$  into a linearly proportional current and subsequently into a voltage

$$K_{PFD+CP} = \frac{V_{tune}}{\Delta\phi}(s) = \frac{I_p}{2\pi} \cdot F(s)$$


- Design Issues

- Gain ( $\sim I_p$ )
- Linearity
- Dead-zone
- Mismatch: Up/Down Current Mismatch, Up/Down Pulse Timing Mismatch
- Off-state leakage current
- Charge injection


## PFD Dead-Zone Issue (1)



When the phase difference is small, and if the reset delay ( $\tau_d$ ) is also small,  $Q_{UP \& DN}$  will be reset too fast even before it can completely build up a pulse whose width is proportional to  $\Delta\phi$ .




## PFD Dead-Zone Issue (2)




### ❖ Dead-zone elimination technique

- Increasing  $\tau_d$  to guarantee a minimum pulse width
- which will lead to the limitation of the maximum operating speed of PFD

### ❖ PFD+CP Transfer Characteristic Simulation Result




## Charge-Pump Circuit



### ❖ Charge Pump Circuit Design Issues

- Off-state Leakage current
- Up/Down Current Mismatch
- Timing Mismatch (Pulse Skew)
- Charge Injection
- Voltage compliance


### Charge-Pump Circuit Example




- $M_1/M_2$  generate UP/DN current
- $M_3/M_4$  act as switches

# Leakage Current in Charge Pump Circuit

- Leakage Current: Off-state leakage current of FET switch causes phase offset



## Fourier Analysis of Ripple Voltage due to Leakage



Take the Fourier series expansion of the above rectangular waveform,

$$V_{sp} = \sum_{n=1}^{\infty} \frac{2}{n\pi} I_{cp} R_1 \sin\left(\frac{T_e}{T_r} n\pi\right) \cos(2\pi n f_r t)$$

Take its fundamental component

$$V_{sp,1} = \frac{2}{\pi} I_{cp} R_1 \sin\left(\frac{T_e}{T_r} \pi\right) \cos(2\pi f_r t) \cong 2 I_{cp} R_1 \frac{T_e}{T_r} \cos(2\pi f_r t)$$

$$V_{sp,1} = 2 I_{leak} R_1 \cos(2\pi f_r t)$$

Plug it into the VCO expression and calculate the sideband spur,

$$\begin{aligned} v_{RF} &= \cos\left(2\pi K_{vco} \int (V_o + V_{sp,1}) dt\right) \\ &= \cos\left(2\pi K_v \int V_o dt + 2\pi K_{vco} \int V_{sp,1} dt\right) \\ &= \cos\left(\omega_{RF} t + \frac{2 I_{leak} R_1 K_{vco}}{f_r} \sin(2\pi f_r t)\right) \end{aligned}$$


Calculate spur considering the additional loop attenuation,

$$\Rightarrow P_{spur} = 20 \log\left(\frac{I_{leak} \cdot R_1 \cdot K_{vco}}{f_{ref}}\right) - 20 \log\left(\frac{f_{ref}}{f_{p1}}\right) \quad (dBc)$$


# Current Mismatch in Charge Pump Circuit

## ❖ Current Mismatch

- Mismatches between UP/DOWN current creates unwanted ripple and spurs
- The amount of mismatch can vary with the output voltage



# Fourier Analysis of Ripple Voltage due to Mismatch



Take the Fourier series expansion of the upper and lower rectangular waveform,

$$V_{sp,u} = \sum_{n=1}^{\infty} \frac{2}{n\pi} \Delta I_{cp} R_1 \sin\left(\frac{T_m}{T_r} n\pi\right) \cos(2\pi n f_r t)$$

$$V_{sp,d} = \sum_{n=1}^{\infty} \frac{2}{n\pi} I_{cp} R_1 \sin\left(\frac{T_e}{T_r} n\pi\right) \cos\left(2\pi n f_r \left(t - \frac{T_e + T_m}{2}\right)\right)$$

Take their fundamental components,

$$V_{sp,u1} = 2\Delta I_{cp} R_1 \frac{T_m}{T_r} \cos(2\pi f_r t)$$

$$V_{sp,d1} = 2\Delta I_{cp} R_1 \frac{T_m}{T_r} \left[ \cos(2\pi f_r t) - 2\pi \cdot \frac{T_e + T_m}{2T_r} \sin(2\pi f_r t) \right]$$

Calculate  $V_{sp,u1} - V_{sp,d1}$

$$V_{sp1} = 2\pi \Delta I_{cp} R_1 \left(\frac{T_m}{T_r}\right)^2 \left(1 + \frac{\Delta I_{cp}}{I_{cp}}\right) \sin(2\pi f_r t)$$


Calculate spur considering the additional loop attenuation,

$$\Rightarrow P_{spur} = 20 \log \left( \frac{\pi \cdot \Delta I_{cp} \cdot R_1 \cdot K_V \cdot (T_m f_{ref})^2 \left(1 + \frac{\Delta I_{cp}}{I_{cp}}\right)}{f_{ref}} \right) - 20 \log \left( \frac{f_{ref}}{f_{p1}} \right) \quad (\text{dBc})$$

# Timing Mismatch in Charge Pump Circuit

## ❖ Timing Mismatch

- Delay difference between UP/DOWN pulse creates unwanted ripple and spur
- Both delays can be equalized by using a dummy pass-gate



# Charge Injection & Clock Feedthrough




Figure 9.45 (a) Channel charge injection, and (b) clock feedthrough in a charge pump.

## ❑ Charge injection

- Channel charge in  $M_{1,2}$  disturbs  $V_{cont}$  when they turn on and off.


## ❑ Clock feedthrough

- Large switching voltage disturbs  $V_{cont}$  through the gate-drain overlap capacitances of  $M_{1,2}$

# Loop Bandwidth (1)

From the second-order type-II PLL closed-loop transfer function

$$|H(j\omega_c)| = \left| N \cdot \frac{\frac{I_p K'_{vco}}{2\pi C_1} (jR_1 C_1 \omega_c + 1)}{(j\omega_c)^2 + j \frac{I_p K'_{vco}}{2\pi} R_1 \omega_c + \frac{I_p K'_{vco}}{2\pi C_1}} \right| = \frac{N}{2} \Rightarrow \omega_c = \omega_n \left[ 2\zeta^2 + 1 + \sqrt{(2\zeta^2 + 1)^2 + 1} \right]^{1/2}$$



# Loop Bandwidth (2)







Figure 9.65 Frequency responses and shaped VCO phase noise for (a)  $\zeta = 1$ , and (b)  $\zeta^2 \gg 1$ .


# Cycle Slip



PLL temporarily loses frequency lock (cycle slip)  
Why does this happen ?  
Because the highly nonlinear PFD range



# Fast Lock Technique



In fast lock mode, damping resistor is reduced to one fourth, and  $I_p$  increases by a factor of 16  
→ then, loop bandwidth is widened x4 while the damping factor remains unchanged

cf. Transfer function of 2nd-order PLL

$$H(s) = N \cdot \frac{\frac{I_p K'_{vco}}{2\pi C_1} (R_1 C_1 s + 1)}{s^2 + \frac{I_p K'_{vco}}{2\pi} R_1 s + \frac{I_p K'_{vco}}{2\pi C_1}}$$

$$\omega_n = \sqrt{\frac{I_p K'_{vco}}{2\pi C_1}}$$


$$\zeta = \frac{R_1}{2} \sqrt{\frac{I_p C_1 K'_{vco}}{2\pi}}$$



# Frequency Dividers

- Pulse Swallow Divider
- Dual-Modulus Divider
- Divider Logic Style:
  - CML & TSPC

## Frequency Dividers in Synthesizer



### ❖ Reference-Path Divider

- Reference frequency is usually from TCXO with < 50MHz
- Programmable to accommodate various channel spacing or comparison freq.
- Synchronous type is preferred to a ripple counter type for the low phase noise

### ❖ Feedback-Path Divider

- Divider modulus N must change in unity step
- The first stage of the divider must handle the fast VCO signal (speed issue)
- Required input swing of the divider must be commensurate with the VCO driving capability (swing issue)
- Low power consumption (power issue)
- The most common realization is the pulse swallow divider







Figure 10.23 Load seen by divider in a transceiver.

# Programmable Ripple Counter



→ Only NAND and NOR gates are used.


# Divide-by-2 Circuit




- Divide-by-2 is usually constructed by using Master-slave D flip-flop with the QB connected to the D-input

## Dual-Modulus Divider (1)

### ❖ Divide-by-3 Circuit




### ❖ Divide-by-2/3 Circuit




- MC=0 → Divide by 3
- MC=1 → Divide by 2

### ❖ Divide-by-8/9 Circuit




## Dual-Modulus Dividers (2)

### ❖ Divide-by-3/4 Circuit




### ❖ Divide-by-15/16 Circuit




## Dual-Modulus Dividers (3)

Divide-by-4/5




| Current state |       |       | Next state                  |             |                   |                   |
|---------------|-------|-------|-----------------------------|-------------|-------------------|-------------------|
|               |       |       | $D_A = \frac{Q_B + Q_C}{2}$ | $D_B = Q_A$ | $D_C = MC + Q_B$  |                   |
| $Q_A$         | $Q_B$ | $Q_C$ |                             |             | MC=0 ( $\div 5$ ) | MC=1 ( $\div 4$ ) |
| 0             | 0     | 0     | 1                           | 0           | 0                 | 1                 |
| 0             | 0     | 1     | 1                           | 0           | 0                 | 1                 |
| 0             | 1     | 0     | 1                           | 0           | 1                 | 1                 |
| 0             | 1     | 1     | 0                           | 0           | 1                 | 1                 |
| 1             | 0     | 0     | 1                           | 1           | 0                 | 1                 |
| 1             | 0     | 1     | 1                           | 1           | 0                 | 1                 |
| 1             | 1     | 0     | 1                           | 1           | 1                 | 1                 |
| 1             | 1     | 1     | 0                           | 1           | 1                 | 1                 |

- MC=0 → Divide by 5
- MC=1 → Divide by 4




## Dual-Modulus Divider (4)

### ❖ Dual-Modulus Prescaler (Divide-by-16/17)



- Dual-modulus prescaler extends a synchronous div-4/5 with following two div-2's
- Each 1/2-divider increase the divide-ratio by a factor of 2
- Maximum speed is determined in the critical MC path of the synchronous counter

# Choice of Prescaler Modulus



- Prescaler modulus must be chosen carefully considering the speed and power trade-off
- Higher P lowers the critical path delay issue, and increases the power consumption of prescaler

## Divider Logic Style: CML (1)

❖ Current Steering Logic, aka Current-Mode Logic (CML)

### CML NAND Circuit





Figure 10.38 (a) CML NAND realization, (b) NAND and NOR branches in the circuit.

$$X = \overline{AB}$$


$$Y = AB$$

## Divider Logic Style: CML (2)


CML XOR Circuit



CML Latch



## Divider Logic Style: CML Divide-by-2



• Typical Single-ended Swing:  $R_D I_{SS} = 300\text{mV}$

### Design Procedure:

Given design constraint of power, swing, load cap

- (1) Select  $I_{SS}$  with given power budget
- (2) Select  $R_D$  to have  $R_D I_{SS} \sim 300\text{ mV}$
- (3) Select  $(W/L)_{1,2}$  for easy swing
- (4) Select  $(W/L)_{3,4}$  for sufficiently fast regenerative loop gain
- (5) Select  $(W/L)_{5,6}$  for the clocked pair to steer current easy and fast

### Design Trade-offs:

- Higher  $I$ , Lower  $R \rightarrow$  higher speed, higher current consumption
- Lower  $I$ , Higher  $R \rightarrow$  lower speed, lower current consumption

---

# PLL Design Example: 2.4GHz RF PLL Synthesizer

## PLL Design Examples

---

- Application System
  - IEEE 802.15.1 (Bluetooth in 2.4GHz ISM Band)
- Design Procedure
  - Frequency Plan
  - Architecture Selection
  - Divider Design
  - Loop Filter Design
  - System Simulation

# Frequency Plan and Lock Time

---

- Bluetooth Standard IEEE 802.15.1
  - 16 channels
  - $f_c = 2405 + 5x(n-11)$ , where  $n=11, 12, \dots, 26$ 
    - $f_c = 2405, 2410, \dots, 2480$  MHz
  - Frequency hopping: 1600 hops/sec = 640 us dwell-time

$\Rightarrow f_{\text{REF}} = 5\text{MHz}$  in order to support the required channel spacing


## Reference Oscillator

---


- Typical Characteristics
  - High-Q Crystal ( $Q > 10000$ )
  - Nominal operating frequency in the range of 1 ~ 100 MHz
- Types
  - Temperature Compensated Crystal Oscillator (TCXO)
  - Digitally-controlled TCXO (DTCXO)
  - Voltage-controlled TCXO (VCXO)
  - Oven-controlled TCXO (OCXO)
- Performance Parameters
  - Frequency tolerance over temperature, load, voltage
  - Frequency tuning range by control voltage
  - Phase noise
  - Supply voltage and current consumption
  - Form Factor (dimension)



# Piezoelectric Crystal (Quartz)



$$Z(s) = \frac{1}{sC_p + \frac{1}{sL + 1/sC_s}}$$



Series resonance

$$\omega_s = \frac{1}{\sqrt{LC_s}}$$

Parallel resonance

$$\omega_p = \frac{1}{\sqrt{L(C_s // C_p)}}$$

since  $C_p \gg C_s$ ,  $\omega_s \approx \omega_p$

● Crystal behaves inductive over a very narrow well-defined frequency range. → use it as a tank inductor for an oscillator.

## Example: TCXO Datasheet

**Temperature Compensated Crystal Oscillators (TCXO)**  
Surface Mount Type TCXO (LSI Type) KT2520Y Series

2.5×2.0mm



### Features

- Ultra-miniature SMD type (2.5×2.0×0.9mm)
- AFC function available
- Frequency stability : ±2.0×10<sup>-6</sup>/-30 to +85°C
- 2.3 to 3.5V drive available
- Reflow compatible

### Applications

- 3G (CDMA, W-CDMA), GPRS, GSM

### How to Order

KT2520Y 26000 D C W 28 T AA  
① ② ③ ④ ⑤ ⑥ ⑦ ⑧

- ①Series  
②Output Frequency  
③Frequency Tolerance

|   |                       |
|---|-----------------------|
| B | ±1.0×10 <sup>-6</sup> |
| C | ±1.5×10 <sup>-6</sup> |
| D | ±2.0×10 <sup>-6</sup> |

- ④Lower Operating Temp.

|   |       |
|---|-------|
| C | -30°C |
| E | -20°C |
| G | -10°C |

- ⑤Upper Operating Temp.

|   |       |
|---|-------|
| W | +85°C |
| V | +80°C |
| U | +75°C |

- ⑥Supply Voltage

|    |      |
|----|------|
| 28 | 2.8V |
| 30 | 3.0V |

- ⑦Voltage Control Range


|        |               |
|--------|---------------|
| TCXO   | T             |
| VCTCXO | Customer Spec |

- ⑧Option Code

### Specifications

| Item                        | Symbol             | Conditions           | Min. | Max. | Units             |
|-----------------------------|--------------------|----------------------|------|------|-------------------|
| Output Frequency            | F <sub>o</sub>     |                      | 12.6 | 40   | MHz               |
| Frequency Tolerance         | F <sub>tol</sub>   | vs Temperature       | -2   | +2   | ×10 <sup>-6</sup> |
|                             |                    | vs Load              | -0.2 | +0.2 |                   |
|                             |                    | vs Voltage           | -0.3 | +0.3 |                   |
| Frequency Aging             | F <sub>aging</sub> | Per Year             | -1   | +1   | ×10 <sup>-6</sup> |
| Storage Temperature Range   | T <sub>stg</sub>   |                      | -40  | +85  | °C                |
| Operating Temperature Range | T <sub>use</sub>   |                      | -30  | +85  | °C                |
| Voltage Control Range       | Δf/V               | Positive             | ±8   | ±15  | ×10 <sup>-6</sup> |
| Supply Voltage              | V <sub>cc</sub>    |                      | 2.3  | 3.5  | V                 |
| Output Level                | V <sub>pp</sub>    | 10k ohm // 10pF      | 0.8  | —    | Vp-p              |
| Current Consumption         | I <sub>cc</sub>    |                      | —    | 2    | mA                |
| Symmetry                    | SYM                | @50% V <sub>cc</sub> | 40   | 60   | %                 |
| Harmonics                   | —                  |                      | —    | -5   | dBc               |


## 2.4-GHz PLL Architecture



### Design Features:

- $f_{REF}=2.5\text{MHz}$  for the major reference spur on the channel boundary
- $f_{REF}=f_{VCO}/2$ 
  - VCO pulling mitigation
  - Easy I/Q generation
  - $K_{vco}$ : 120 MHz at 5GHz, equivalently 60 MHz at 2.5GHz
- Integer-N Pulse-swallow type
- Charge-Pump Current  $I_{cp} = 500 \text{ uA}$
- Passive Loop Filter: 3<sup>rd</sup>-order RC LPF



## 2.4GHz PLL Design Conditions




# VCO Requirements

- Tuning range : 400MHz (= 4.8~5.2 GHz)
- $K_{VCO} = 120 \text{ MHz/V @ 5GHz}$  (or, equivalently 60MHz/V @ 2.5GHz)
- Automatic self-tuning capability
- $L(4.9\text{GHz}) = -120\text{dBc/Hz @ 1MHz offset}$
- $L(5.2\text{GHz}) = -118\text{dBc/Hz @ 1MHz offset}$

⇒ Capacitor Bank is needed to cover the whole bands with the limited Kvco



# Pulse-Swallow Counter & Feedback Divider Design




## Integer-N type Divider Design

|                                  |                  |
|----------------------------------|------------------|
| Prescaler (P)                    | 16/17            |
| Programmable Counter (A-counter) | 6 bit ( 60 ~ 63) |
| Swallow Counter (B-counter)      | 4 bit ( 1 ~ 16)  |
| $N = PA+B = 960 \sim 1000$       | 960~1000         |


# Loop Filter Design Issue

- ❖ Loop filter is a key factor to determine the overall PLL transfer function.
- ❖ Loop filter design involves appropriate selections of
  - a proper filter topology, filter order, phase margin, loop bandwidth, and pole ratio.
- ❖ Fundamental Trade-off
  - Wide Loop Bandwidth → fast lock time but poor out-of-band noise/spur rejection
  - Narrow Loop Bandwidth → slow lock time but good out-of-band noise/spur rejection



※ Note that  $R_1C_1$  and  $C_2$  are relabeled by  $R_2C_2$  and  $C_1$ , which is also often used in some textbooks as well as in MATLAB examples.


# Loop Filter Design



## Loop Filter Design

| Parameters        | Considerations                   | Decision              |
|-------------------|----------------------------------|-----------------------|
| Filter Topology   | Active vs. Passive               | Passive               |
| Loop Filter Order | Spur reduction by $R_3C_3$       | 3 <sup>rd</sup> Order |
| Phase Margin      | stability vs. lock-time (40~55°) | 55°                   |
| Loop Bandwidth    | lock-time vs. spur & noise       | 100kHz                |

## 3<sup>rd</sup>-Order Loop Filter Component Calculation



$$Z(s) = \frac{1 + sT_2}{s(1 + sT_1)(1 + sT_3)} \cdot \frac{1}{C_{tot}}$$

$$K_{VCO} = K_V \times 2\pi, K_\Phi = I_{CP}/2\pi, \omega_p = 2\pi \times LBW$$


$$T_1 = \frac{\sec(\phi_M) - \tan(\phi_M)}{\omega_p}$$

$$T_3 = \sqrt{\frac{10^{\frac{ATTEN}{20}} - 1}{(2\pi f_{ref})^2}}$$

$$\omega_c = \frac{\tan(\phi_M) \times (T_1 + T_3)}{(T_1 + T_3)^2 + T_1 T_3} \left[ \sqrt{1 + \frac{(T_1 + T_3)^2 + T_1 T_3}{[\tan(\phi_M)(T_1 + T_3)^2 - 1]}} - 1 \right]$$

$$T_2 = \frac{1}{\omega^2(T_1 + T_3)}$$

Initial Value  
Determination



$$C_1 = \frac{T_1 K_\Phi K_{VCO}}{T_2 \omega_c^2 N} \left[ \frac{1 + \omega_c^2 T_2^2}{(1 + \omega_c^2 T_1^2) \times (1 + \omega_c^2 T_3^2)} \right]$$

$$C_2 = C_1 \left( \frac{T_2}{T_1} - 1 \right)$$

$$R_2 = \frac{T_2}{C_2}$$

$$C_3 = \frac{T_3}{R_3} \text{ assuming to have } R_3 \approx R_2$$

Ref: D. Banerjee


## PLL System Design & Simulations

| PLL System Simulation Before Circuit Simulation |                                                                                                      |
|-------------------------------------------------|------------------------------------------------------------------------------------------------------|
| Simulation Tool                                 | Matlab & Simulink                                                                                    |
| Loop Characteristics                            | Open and Closed Loop<br>Phase Margin<br>Loop Bandwidth<br>Step Response for Lock Time<br>Phase Noise |
| Behavioral Simulation                           | Lock Time                                                                                            |

### Key Loop Parameters

|                |          |
|----------------|----------|
| $f_{REF}$      | 2.5 MHz  |
| $f_{out}$      | 2.5 GHz  |
| N              | 1000     |
| Loop Bandwidth | 100 kHz  |
| Phase Margin   | 50°      |
| Kvco           | 60 MHz/V |
| Icp            | 100 uA   |

# 2.4GHz PLL Design Results



# Phase-Domain Linear Analysis

## Matlab Example: Model PLLs in the Phase Domain

### Model PLLs in the Phase Domain

This example shows how to model a phase-locked loop (PLL) in the phase domain, compare the analytic results to simulation results in the time domain, and identify the advantages and disadvantages of each approach. Most PLL analysis is performed in the phase domain, and this example shows you how to produce a complete analysis using a minimum of time and effort.

The phase domain analysis calculates the PLL transfer function, lock time and noise transfer impedances using the Control System Toolbox™. (Automated loop tuning is described in the Tune Phase-Locked Loop Using Loop-Shaping Design example.)

The PLL design and the time domain simulation model were derived from the Phase Noise at PLL Output example.

The general loop filter modeling procedure uses the Mixed-Signal Blockset™ Linear Circuit Wizard and was derived from the Circuit Design Details Affect PLL Performance example.

**Phase Domain Block Models**


This section shows how to create the phase domain models for the individual blocks of an analog phase/frequency locked loop.

The term phase domain refers to the representation of a periodic signal in terms of its phase with respect to an ideal reference with the same period, instead of in terms of its voltage or current as a function of time. Most PLL analyses (in contrast with simulations) treat the PLL as a linear control system in the frequency domain, with the reference signal and the output of the VCO/divider represented in the phase domain.


The Control System Toolbox supports both transfer function (tf) and state space (ss) models. While the tf objects tend to be easier to use, the ss objects are often more accurate at higher frequencies.

```
hs_PLLMatlabSystemSim.m
48 % <<./SimplePLLwithDivider.png>>
49 %
50 % To enable comparison of analysis results to time domain simulation
51 % results, this example uses the same design values as the Phase noise at
52 % PLL output example.
53
54 % Charge Pump output current
55 P11kphi = 0.5e-3; % Charge Pump output current
56 P11evco = 80e8; % VCO sensitivity 1800MHz/V @ 2.50MHz, 200MHz/V @ 50MHz
57 P11N = 1000; % Prescaler ratio
58
59 P11C1 = 38.4e-12; % Loop filter direct capacitance (F)
60
61 P11R2 = 16.7e3; % Loop filter resistance for second order response (ohms)
62 P11C2 = 363.4e-12; % Loop filter capacitance for second order response (F)
63 P11R3 = 50e3; % Loop filter resistance for third order response (ohms)
64 P11C3 = 3.82e-12; % Loop filter capacitance for third order response (F)
65
66 P11R4 = 0; % Loop filter resistance for fourth order response (ohms)
67 P11C4 = 0; % Loop filter capacitance for fourth order response (F)
68
69 % "Reference"
70 %
71 % The reference signal is assumed to have the same frequency as the ideal
72 % reference used to define the phase domain. However, there can be a
73 % time-varying phase offset between the reference signal and the ideal
74 % reference. This phase offset S(theta_ref(t)), or S(theta_ref(s)) in
75 % the laplace domain, is an input to the linear control system.
76 %
77 %
```


# Open-Loop Gain





# Closed-Loop Gain



# Lock Time by Unit Step Response




# Phase Noise Transfer Characteristics







## 2.4GHz PLL with PFD/CP Non-idealities




## Simulink Time-Domain Analysis




# Lock Time




# Locking Behavior Comparison



# Phase Noise



## Fast Closed-Loop PLL Time-Domain Top Simulation




$$\frac{(\omega_{out} / N)}{\omega_{in}}(s) = \frac{K_{PD} K'_{VCO}}{\frac{s^2}{\omega_{LPF}} + s + K_{PD} K'_{VCO}}$$

- Dividers is removed by dividing the VCO gain by the divide-ratio
- VCO in AHDL Model

# Fast Transient Simulation Result

- Locking simulation is done only in several minutes



## Summary

- PLL-based frequency synthesizer is a key building block in a modern RF transceiver
- Frequency synthesizer performances directly affects the quality of communication
- Charge-pump PLL is the most widely used architecture.
- Integer-N PLL design involves trade-off among phase-noise, lock time, spur suppression, and loop stability
- Circuit design issues of the PLL building blocks are addressed

- References:

- B. Razavi, *RF Microelectronics*, 2<sup>nd</sup> Ed., Pearson, 2012
- B. Razavi, *Design of Analog CMOS Integrated Circuits*, Chapters 14 & 15; NY, McGraw-Hill, 2001
- D. Banerjee, *PLL Performance, Simulation, and Design*, 6th Ed, 2023 (also available at <http://DeanBanerjeePLL.com>)