










GPIO3: PS176 DP Rx lane cour
0: 2lane 1: 4lane (default)

I2C_ADDR/GPIO5: Control I2C slave address selec
0: 10h - 2Fh (default) 1: 90h - 9Fh, D0h - DFh

PS176



Schematic	DP Plug2HDMI			Update Date	2023-01-10		
				Create Date	2023-01-10		
Page	P1			Part Number			
Drawed		DP转HDMI视频输出模块					
Reviewed							
		VER	SIZE	PAGE	1	OF	1
 嘉立创EDA	V1.0	A3	嘉立创EDA				