Verilog: A Brief Introduction

Sayandeep Saha

Assistant Professor
Dept of Computer Science and Engineering
IIT Bombay

Acknowledgement



The slides are adapted and modified versions of the excellent course taught by **Professor Debdeep Mukhopadhyay** at IIT
Kharagpur


How it started!

- Gateway Design Automation
- Cadence purchased Gateway in 1989.
- Verilog was placed in the public domain.
- Open Verilog International (OVI) was created to develop the Verilog Language as IEEE standard.


The Verilog Language

- Originally a modeling language for a very efficient <u>event-driven digital logic simulator</u>
- Later pushed into use as a specification language for logic synthesis
- Now, one of the two most commonly-used languages in digital hardware design (VHDL is the other)
- Virtually every chip (FPGA, ASIC, etc.) is designed in part using one of these two languages
- Combines structural and behavioral modeling styles


- Run your circuits in your computer before you map them to silicon.
- Essential, for ensuring correctness, testing etc.




- How do we simulate logic:
 - Compiled-code simulation
 - Simply a software code which mimics the circuit
 - Event-driven simulation




- How do we simulate logic:
 - Compiled-code simulation
 - Simply a software code which mimics the circuit
 - Event-driven simulation
 - An event is a change of value in a signal line.
 When such event on line i occurs, the logic elements (e.g. gates) having i as inputs are said to be activated.
 - There is a simulated time, and an event queue
 - Only simulates the active part of the circuit



Dept of CSE, II






Logic Synthesis

- Convert your logic described in high-level to a gate level description. — More like a compiler.
- Behavioural to structural
- Register-transfer level (RTL) to gates
- Such compilation also involves logic minimization.

Logic Synthesis



Concurrency

- Verilog or any HDL has to have the power to model concurrency which is natural to a piece of hardware.
- There may be pieces of two hardware which are even independent of each other.
- Verilog gives the following constructs for concurrency:
 - always
 - assign
 - module instantiation
 - non-blocking assignments inside a sequential block

However...

The simulating machine is sequential.

However...

- The simulating machine is sequential.
- no-matter how many processors I have, I can write one more process which also have to be simulated concurrently.
- So, the processes are scheduled sequentially so that we have a feeling of parallelism:
 - like the desktop of our PC where we may open an editor, a netscape and so on. We have a feeling that they are executed parallely, but in reality there is a serialization involved.


Race...

- So, always blocks (for example) are parallel...
- Even though they are not actually.
- So, which always block gets executed first? My simulation results will depend upon that!
- Standards do not say anything.
- It may be that the last always block is executed first...
- and so we have race!

How do we overcome race?

- Design it properly...That is why we are learning this course...
- Try to think of a clean hardware and you will not have race


Multiplexer Built From Primitives



Multiplexer Built From Primitives

```
module mux(f, a, b, sel);
                                               Identifiers not
output f;
                                              explicitly defined
input a, b, sel;
                                              default to wires
and g1(f1, a, nsel),
        g2(f2, b, sel);
        g3(f, f1, f2);
or
notg4(nsel, sel);
endmodule
                            a
                                           nsel
                            b
                                                            f2
                        sel
```

Multiplexer Built With Always



Multiplexer Built With Always

```
module mux(f, a, b, sel);
                                            A reg behaves like memory:
output f;
                                            holds its value until
                                            imperatively assigned
input a, b, sel;
                                            otherwise
reg f;
                                              Body of an always
always @(a or b or sel)
                                              block contains
 if (sel) f = b;
                                              traditional imperative
 else f = a;
                                              code
endmodule
                           a
                           b
                        sel
```


Mux with Continuous Assignment

module mux(f, a, b, sel); output f; input a, b, sel; assign f = sel ? b : a;

LHS is always set to the value on the RHS

Any change on the right causes re-evaluation

endmodule



Identifiers in Verilog

- Any Sequence of letter, digits, dollar sign, underscore.
- First character must be a letter or underscore.
- It cannot be a dollar sign.
- Cannot use characters such as hyphen, brackets, or # in verilog names

Verilog Logic Values

Predefined logic value system or value set
: '0', '1', 'x' and 'z';

'x' means uninitialized or unknown logic value

'z' means high impedance value.

Verilog Data Types

- Nets: wire
 - wire:
 - i) Analogous to a wire in an ASIC.
 - ii) Cannot store or hold a value.

 Integer: used for the index variables of say for loops. No hardware implication.

The reg Data Type

- Register Data Type: Comparable to a variable in a programming language.
- Default initial value: 'x'
- module reg_ex1;
 reg Q; wire D;
 always @(posedge clk) Q=D;
- A reg is not always equivalent to a hardware register, flipflop or latch.
- module reg_ex2; // purely combinational reg c; always @(a or b) c=a|b; endmodule

The reg data type

- Programming languages provide variables that can contain arbitrary values of a particular type.
- They are implemented as simple memory locations.
- Assigning to these variables is the simple process of storing a value into the memory location.
- Verilog reg operates in the same way. Previous assignments have no effect on the final result.

Example

module assignments; reg R; initial R<=#20 3; initial begin R=5; R=#35 2; end initial begin R<=#100 1; #15 R=4; #220; R=0: end endmodule

The variable R is shared by all the concurrent blocks.

R takes the value that was last assigned.

This is <u>like</u> a hardware register which also stores the value that was last loaded into them.

But a reg is not necessarily a hardware register.

Numbers

Format of integer constants:

Width' radix value;

- Verilog keeps track of the sign if it is assigned to an integer or assigned to a parameter.
- Once verilog looses sign the designer has to be careful.

Hierarchy

 Module interface provides the means to interconnect two verilog modules.

Note that a reg cannot be an input/ inout port.

A module may instantiate other modules.

Instantiating a Module

Instances of module mymod(y, a, b); Lets **instantiate** the module, mymod mm1(y1, a1, b1); // Connect-by-position mymod mm2(.a(a2), .b(b2), .y(c2)); // Connect-by-name

Sequential Blocks

- Sequential block is a group of statements between a begin and an end.
- A sequential block, in an always statement executes repeatedly.

Inside an initial statement, it operates only once.

Procedures

 A Procedure is an always or initial statement or a function.

 Procedural statements within a sequential block executes concurrently with other procedures.

Assignments

```
    module assignments
        // continuous assignments
        always // beginning of a procedure
        begin //beginning of a sequential block
        //....Procedural assignments
        end
        endmodule
```

 A Continuous assignment assigns a value to a wire like a real gate driving a wire.

```
module holiday_1(sat, sun, weekend); module holiday_2(sat, sun, weekend); input sat, sun; output weekend; // Continuous assignment reg weekend; always @(sat or sun) weekend = sat | sun; // Procedural endmodule // assignment // assignment
```

Blocking and Nonblocking Assignments

- Blocking procedural assignments must be executed before the procedural flow can pass to the subsequent statement.
- A Non-blocking procedural assignment is scheduled to occur without blocking the procedural flow to subsequent statements.

Nonblocking Statements are odd!

a = 1;

b = a;

c = b;

a <= 1;

 $b \le a$;

 $c \le b$;

Blocking assignment:

a = b = c = 1

Nonblocking assignment:

a = 1


b = old value of a


c = old value of b

Nonblocking Looks Like Latches

- RHS of nonblocking taken from latches
- RHS of blocking taken from wires

c = b;





Examples

```
Blocking:
always @(A1 or B1 or C1 or M1)
begin
     M1=#3(A1 \& B1);
     Y1 = #1(M1|C1);
end
Non-Blocking:
always @(A2 or B2 or C2 or M2)
begin
     M2 \le \#3(A2 \& B2);
     Y2 \le \#1(M1 \mid C1);
end
```

Statement executed at time t causing M1 to be assigned at t+3

Statement executed at time t+3 causing Y1 to be assigned at time t+4

Statement executed at time t causing M2 to be assigned at t+3

Statement executed at time t causing Y2 to be assigned at time t+1. Uses old values.


Order dependency of Concurrent Statements

- Order of concurrent statements does not affect how a synthesizer synthesizes a circuit.
- It can affect simulation results.

Order dependency of Concurrent Statements

always @(posedge clock)

```
begin: CONCURR_1
Y1<=A;
end
```



always @(posedge clock)

```
begin: CONCURR_2
if(Y1) Y2=B; else Y2=0;
end
```

Can you figure out the possible mismatch of simulation with synthesis results?

Explanation of the mismatch

- The actual circuit is a *concurrent* process.
- The first and second flip flop are operating parallel.
- However if the simulator simulates
 CONCURR_1 block before CONCURR_2,
 we have an error. Why?
- So, how do we solve the problem?

Solution

 always @(posedge clock) begin $Y1 \leq A$: if(Y1==1)Y2<=B; else Y2<=0:

With non-blocking assignments the order of the assignments is immaterial...


end

Parameterized Design

```
module vector_and(z, a, b);
 parameter cardinality = 1;
 input [cardinality-1:0] a, b;
 output [cardinality-1:0] z;
 wire [cardinality-1:0] z = a \& b;
endmodule
 We override these parameters when we instantiate the module as:
module Four and gates(OutBus, InBusA, InBusB);
 input [3:0] InBusA, InBusB; output[3:0] OutBus;
 Vector_And #(4) My And(OutBus, InBusA, InBusB);
endmodule
```

How Are Simulators Used?

- Testbench generates stimulus and checks response
- Coupled to model of the system
- Pair is run simultaneously



Looking back at our multiplexer

```
    "Dataflow" Descriptions of Logic

//Dataflow description of mux
module mux2 (in0, in1, select, out);
  input in0, in1, select;
  output out;
  assign out = (~select & in0)
                  | (select & in1);
endmodule // mux2
Alternative:
  assign out = select ? in1 : in0;
```

TestBench of the Multiplexer

Testbench module testmux; reg a, b, s; wire f; reg expected; mux2 myMux (.select(s), .in0(a), .in1(b), .out(f)); initial begin s=0; a=0; b=1; expected=0; #10 a=1; b=0; expected=1; #10 s=1; a=0; b=1; expected=1; end initial \$monitor("select=%b in0=%b in1=%b out=%b, expected out=%b time=%d", s, a, b, f, expected, \$time); endmodule // testmux

Conclusion: Write codes which can be translated into hardware!

The following cannot be translated into hardware(non - synthesizable):

- Initial blocks
 - Used to set up initial state or describe finite testbench stimuli
 - Don't have obvious hardware component
- Delays
 - May be in the Verilog source, but are simply ignored
- In short, write codes with a hardware in your mind. In other words
 do not depend too much upon the tool to decide upon the resultant
 hardware.
- Finally, remember that you are a better designer than the tool.