
Digital Logic Design + Computer Architecture

Sayandeep Saha

Assistant Professor
Department of Computer
Science and Engineering
Indian Institute of Technology
Bombay






A Circuit that Remembers


- How do you remember things?
 - Memory
- Can we design a circuit which remembers?
 - A formal way to model this capability is called a state
 - So we will be modelling circuits to create a state.





A Circuit that Remembers

- Every digital logic you see in real life is sequential
 - Your processors that you going to see in the rest of the course
 - Your washing machine it remembers your setting and washes accordingly
 - Your elevator it remembers which floors to stop
 - Your ATM machine it remembers your choice and updates your account after despatching money




Sequential Circuits and Finite State Machines


Sequential circuit: its outputs a function of external inputs as well as stored information (aka. State)

Finite-state machine (FSM): abstract model to describe the synchronous sequential machines. It has finite memory.

Serial binary adder example: block diagram, addition process, state table and state diagram Let A denote the state of the adder at t_i if the carry 0 is generated at t_{i-1} Let B denote the state of the adder at t_i if the carry 1 is generated at t_{i-1}



		NS, z		
PS	$x_1x_2 = 00$	01	11	10
A	A, 0	A, 1	B,0	A, 1
B	A, 1	B, 0	B, 1	B,0



Sequential Circuits and Finite State Machines

Two states capable of storing information regarding the presence or absence of carry:

delay element with input Y and output y

- Two states: y = 0 and y = 1
- The capability of the device to store information is the result of the fact that it takes some time for the input signal Y to pass to the output y
 - Compare with a combinational gate where the output changes almost immediately. In this device there is some well-defined time required before the input Y passes to the output y. **During that time-window, the old value stays!**
- Since the **present input value** Y of the delay element is equal to its **next output value**: the input value is referred to as the next state of the delay
 - y(t+1)=Y(t)

Example: assign state y = 0 to state A of the adder and y = 1 to B


- The value of y at t_i corresponds to the value of the carry generated at t_{i-1}
- Process of assigning the states of a physical device to the states of the serial adder: called state assignment
- Output value y: referred to as the **state variable**
- Transition/output table for the serial adder:

	$N\epsilon$	ext st	ate Y	7	(Outpt	ut z	
y	x_1x_2				x_1x_2			
	00	01	11	10	00	01	11	10
0	0	0	1	0	0	1	0	1
1	0	1	1	1	1	0	1	0


$$Y = X_1X_2 + X_1y + X_2y$$


$$z = X_1 \oplus X_2 \oplus y$$
Full adder
$$C_0$$
Delay


Sequential Circuits and Finite State Machines



Latch: remains in one state indefinitely until an input signals directs it to do otherwise **Set-reset of** *SR* **latch**:







Characteristic table and excitation requirements:

y(t)	S(t)	R(t)	y(t+1)
0	0	0	0
0	0	1	0
0	1	1	?
0	1	0	1
1	1	0	1
1	1	1	?
1	0	1	0
1	0	0	1


-	Circuit	change	Requ	uired value
	From:	To:	S	R
_	0	0	0	_
	0	1	1	0
	1	0	0	1
	1	1	_	0

$$RS = 0$$


$$y(t+1) = R'y(t) + S$$

Clocked SR latch: all state changes synchronized to clock pulses

• Restrictions placed on the length and frequency of clock pulses: so that the circuit changes state no more than once for each clock pulse



(a) Block diagram.




(b) Logic diagram.

Why is the (1,1) input forbidden?

y(t)	S(t)	R(t)	y(t+1)
0	0	0	0
0	0	1	0
0	1	1	?
0	1	0	1
1	1	0	1
1	1	1	?
1	0	1	0
1	0	0	1


$$RS = 0$$

$$y(t+1) = R'y(t) + S$$



- A clock is a periodic signal that is used to keep time in sequential circuits.
- **Duty Cycle** is the ration of t_{on}/T_{period}
- We want to keep t_{on} small so that in the same clock pulse only a single computation is performed.
- We want to keep T_{period} sufficient so that there is enough time for the next input to be computed.

Value 1 applied to its input triggers the latch to change state



(a) Block diagram.

(b) Deriving the T latch from the clocked SR latch.

Excitations requirements:

Circuit	change	Required
From:	To:	value T
0	0	0
0	1	1
1	0	1
1	1	0

"Q" is basically "y"

Characteristic Table

T Flip-Flop


T	Q(t + 1)	
0	Q(t)	No change
1	Q'(t)	Complement

$$y(t+1) = Ty'(t) + T'y(t)$$
$$= T \oplus y(t)$$


Memory Element: JK Latch

Unlike the SR latch, J = K = 1 is permitted: when it occurs, the latch acts like a trigger and switches to the

complement state



(a) Block diagram.



(b) Constructing the JK latch from the clocked SR latch.

Excitation requirements:

Circuit	change	Requ	uired value
From:	To:	J	K
0	0	0	_
0	1	1	_
1	0	_	1
1	1	_	0

"Q" is basically "y"

Characteristic Table


JK I	<i>JK</i> Flip-Flop				
J	K	Q(t + 1)			
0	0	Q(t)	No change		
0	1	0	Reset		
1	0	1	Set		
1	1	Q'(t)	Complement		

Can you write the characteristic equation?


Memory Element: JK Latch

Unlike the SR latch, J = K = 1 is permitted: when it occurs, the latch acts like a trigger and switches to the

complement state



(a) Block diagram.



(b) Constructing the JK latch from the clocked SR latch.

Excitation requirements:

Circuit	change	Requ	uired value
From:	To:	J	K
0	0	0	_
0	1	1	_
1	0	_	1
1	1	_	0

"Q" is basically "y"

Characteristic Table

JK I	<i>JK</i> Flip-Flop				
J	K	Q(t + 1)			
0	0	Q(t)	No change		
0	1	0	Reset		
1	0	1	Set		
1	1	Q'(t)	Complement		

Can you write the characteristic equation?


$$y(t+1) = Jy(t)' + K'y(t)$$

D Latch — The Latch of Your Life


The next state of the D latch is equal to its present excitation: y(t+1) = D(t)

D Flip-Flop

D	Q(t + 1))
0	0	Reset
1	1	Set



(a) Block diagram.



(b) Transforming the JK latch to the D latch.

Excitation Table

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

How is Your Clock?


Clocked latch: changes state only in synchronization with the clock pulse and no more than once during each occurrence of the clock pulse

Duration of clock pulse: determined by circuit delays and signal propagation time through the latches

- Must be long enough to allow latch to change state, and
- Short enough so that the latch will not change state twice due to the same excitation

Excitation of a *JK* latch within a sequential circuit:


- Length of the clock pulse must allow the latch to generate the y's
- But should not be present when the values of the y's have propagated through the combinational circuit




Master Slave Flip-Flop

Master-slave flip-flop: a type of synchronous memory element that eliminates the timing problems by isolating its inputs from its outputs

Master-slave SR flip-flop:



Master-slave *JK* **flip-flop**: since master-slave *SR* flip-flop suffers from the problem that both its inputs cannot be 1, it can be converted to a *JK* flip-flip




Edge Triggered Flip-Flop

Positive (negative) edge-triggered D **flip-flip:** stores the value at the D input when the clock makes a 0 -> 1 (1 -> 0) transition


• Any change at the D input after the clock has made a transition does not have any effect on the value stored in the flip-flop

A negative edge-triggered *D* flip-flop:


- When the clock is high, the output of the bottommost (topmost) NOR gate is at D'(D), whereas the S-R inputs of the output latch are at 0, causing it to hold previous value
- When the clock goes low, the value from the bottommost (topmost) NOR gate gets transferred as D(D') to the S(R) input of the output latch
 - Thus, output latch stores the value of D
- If there is a change in the value of the *D* input after the clock has made its transition, the bottommost NOR gate attains value 0
 - However, this cannot change the SR inputs of the output latch



Edge Triggered Flip-Flop



Edge Triggered Flip-Flop



Synthesis of Synchronous Sequential Circuits

Main steps:


- 1. From a word description of the problem, form a state diagram or table
- 2. Check the table to determine if it contains any redundant states
 - If so, remove them (We will see this briefly)
- 3. Select a state assignment and determine the type of memory elements
- 4. Derive transition and output tables
- 5. Derive an **excitation table** and obtain **excitation** and **output functions** from their respective tables
- 6. Draw a circuit diagram

Synthesis of Synchronous Sequential Circuits

One-input/one-output sequence detector: produces output value 1 every time sequence 0101 is detected, else 0

• Example: 010101 -> 000101

State diagram and state table:



	NS, z		
PS	x = 0	x = 1	
A	B,0	A, 0	
B	B, 0	C, 0	
C	D, 0	A, 0	
D	B,0	C, 1	


	Y_1Y_2		2	z
$y_{1}y_{2}$	x = 0	x = 1	x = 0	x = 1
$A \rightarrow 00$	01	00	0	0
$B \rightarrow 01$	01	11	0	0
$C \rightarrow 11$	10	00	0	0
$D \rightarrow 10$	01	11	0	1

D Latch — The Latch of Your Life


The next state of the D latch is equal to its present excitation: y(t+1) = D(t)

D Flip-Flop

D	Q(t + 1))
0	0	Reset
1	1	Set



(a) Block diagram.



(b) Transforming the JK latch to the D latch.

Excitation Table


Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1


Synthesis of Synchronous Sequential Circuits


Excitation and output maps:

	Y_1Y_2		2	z
$y_{1}y_{2}$	x = 0	x = 1	x = 0	x = 1
$A \rightarrow 00$	01	00	0	0
$B \rightarrow 01$	01	11	0	0
$C \rightarrow 11$	10	00	0	0
$D \rightarrow 10$	01	11	0	1

Q(t)	Q(t+1)	D
	Ω(t+1)	0
0	1	1
1	0	0
	0	<u>U</u>








$$z = xy_1y_2'$$

 $y_1 = x'y_1y_2 + xy_1'y_2 + xy_1y_2'$
 $y_2 = y_1y_2' + x'y_1' + y_1'y_2$



Synthesis of Synchronous Sequential Circuits

Another state assignment:

	Y_1Y_2		2	z
$y_{1}y_{2}$	x = 0	x = 1	x = 0	x = 1
$A \rightarrow 00$	01	00	0	0
$B \rightarrow 01$	01	10	0	0
$C \rightarrow 10$	11	00	0	0
$D \rightarrow 11$	01	10	0	1


$$z = xy_1y_2$$

 $Y_1 = x'y_1y_2' + xy_2$
 $Y_2 = x'$

Binary Counter

One-input/one-output modulo-8 binary counter: produces output value 1 for every eighth input 1 value

State diagram and state table:



	NS		Out	tput
PS	x = 0	x = 1	x = 0	x = 1
S_0	S_0	S_1	0	0
S_1	S_1	S_2	0	0
S_2	S_2	S_3	0	0
S_3	S_3	S_4	0	0
S_4	S_4	S_5	0	0
S_5	S_5	S_6	0	0
S_6	S_6	S_7	0	0
S_7	S_7	S_0	0	1

Binary Counter


Transition and output tables:

Excitation table for T

Circuit	change	Required
From:	To:	value T
0	0	0
0	1	1
1	0	1
1	1	0

PS	NS		Ä	z
$y_3y_2y_1$	x = 0	x = 1	x = 0	x = 1
000	000	001	0	0
001	001	010	0	0
010	010	011	0	0
011	011	100	0	0
100	100	101	0	0
101	101	110	0	0
110	110	111	0	0
111	111	000	0	1

	$T_3T_2T_1$			
$y_3y_2y_1$	x = 0	x = 1		
000	000	001		
001	000	011		
010	000	001		
011	000	111		
100	000	001		
101	000	011		
110	000	001		
111	000	111		



Binary Counter with SR Flip Flops

Transition and output tables:


Excitation table for *SR* flip-flops and logic diagram:

• Trivially extensible to modulo-16 counter

Circu	it change	Required value		
From:	To:	S	R	
0	0	0	_	
0	1	1	0	
1	0	0	1	
1	1	_	0	

PS	NS		2	z
$y_3y_2y_1$	x = 0	x = 1	x = 0	x = 1
000	000	001	0	0
001	001	010	0	0
010	010	011	0	0
011	011	100	0	0
100	100	101	0	0
101	101	110	0	0
110	110	111	0	0
111	111	000	0	1


		x = 0			x = 1	
$y_3y_2y_1$	S_3R_3	S_2R_2	S_1R_1	S_3R_3	S_2R_2	S_1R_1
000	0-	0–	0–	0–	0–	10
001	0-	0-	-0	0-	10	01
010	0-	-0	0-	0-	-0	10
011	0-	-0	-0	10	01	01
100	-0	0-	0-	-0	0-	10
101	-0	0-	-0	-0	10	01
110	-0	-0	0-	-0	-0	10
111	-0	-0	-0	01	01	01



Control element: streamlines computation by providing appropriate control signals


Example: digital system that computes the value of (4a + b) modulo 16

- *a*, *b*: four-bit binary number
- X: register containing four flip-flops
- x: number stored in X
- Register can be loaded with: either b or a + x
- Addition performed by: a four-bit parallel adder
- K: modulo-4 binary counter, whose output L equals 1 whenever the count is 3 modulo 4



Sequential circuit *M*:


- Input *u*: initiates computation
- Input L: gives the count of K
- Outputs: α , β , γ , z
- When $\alpha = 1$: contents of b transferred to X
- When β = 1: values of x and a added and transferred back to X
- When $\gamma = 1$: count of K increased by 1
- z = 1: whenever final result available in X




Sequential circuit *M*:


- *K*, *u*, *z*: initially at 0
- When u = 1: computation starts by setting $\alpha = 1$
 - Causes b to be loaded into X
- To add a to x: set $\beta = 1$ and $\gamma = 1$ to keep track of the number of times a has been added to x
- After four such additions: z = 1 and the computation is complete
- At this point: K = 0 to be ready for the next computation

State diagram:







State assignment, transition table, maps and logic diagram:



PS <i>y</i> ₁ <i>y</i> ₂	NS Y_1Y_2
00	0 <i>u</i>
01	11
11	1 <i>L</i> ′
10	00







(a) Transition table.

(b) Maps for Y_1 and Y_2 .

$$\alpha = y_1 'y_2$$
 $\beta = \gamma = y_1 y_2$
 $z = y_1 y_2 '$
 $Y_1 = y_2$
 $Y_2 = y_1 'y_2 + uy_1 ' + L'y_2$




Registers: Your Main Sequential Element



- Used to store data
- Basically an array of D-flip-flops
- You can load data, reset it to zero, and shift it to left and right


Registers: Your Main Sequential Element

- 4-bit register
- Asynchronous Reset
- On a clock tick, the data in I0, I1, I2, I3 gets available in A0, A1, A2, A3.




Registers: Your Main Sequential Element

- 4-bit register with parallel load
- Asynchronous Reset
- The main difference from the previous design is that in the former case the stored data deliberately changes at every clock tick. But here we have a control through the *Load* line.
- This is your "the building block"
- Don't worry you do not need to code it down. Verilog does this internally for you.
 - But maybe you should give it a try
- Your processor in the rest of the course contains such registers!!!



Shift Registers


- Shift the bits left and right
- Again, very easy to write in Verilog




Shift Registers


Universal Shift Register


Mode	Control	
s ₁	s 0	Register Operation
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load






Mealy and Moore Machines






Example: 01/10 Detector

Moore



		current		current
reset	input	state	state	output
1	_	_	Α	0
0	0	Α	В	0
0	1	Α	С	0
0	0	В	В	0
0	1	В	D	0
0	0	С	E	0
0	1	С	С	0
0	0	D	E	1
0	1	D	С	1
0	0	Ε	В	1
0	1	E	l D	1




Mealy


	reset	input	current state	next state	current output
•	1	_	_	Α	0
	0	0	Α	В	0
	0	1	Α	С	0
	0	0	В	В	0
	0	1	В	С	1
	0	0	С	В	1
	0	1	С	С	0
				l	

Example: 01/10 Detector

Moore



		current		current
reset	input	state	state	output
1	_	_	Α	0
0	0	Α	В	0
0	1	Α	С	0
0	0	В	В	0
0	1	В	D	0
0	0	С	E	0
0	1	С	С	0
0	0	D	E	1
0	1	D	С	1
0	0	Ε	В	1
0	1	E	l D	1



Mealy

	reset	input	current state	next state	current output
•	1	_	_	Α	0
	0	0	Α	В	0
	0	1	Α	С	0
	0	0	В	В	0
	0	1	В	С	1
	0	0	С	В	1
	0	1	С	С	0
				l	

State Machine Minimization

More states → more flip-flops and logic:

- Cost saving is always important
- Remember circuit minimization
- We shall now see how to minimize the number of states in a state machine
- Again some complex stuff: Sorry:P

State Machine Minimization

n-state machine \longrightarrow ceil[log₂(n)] state variables

- Sometimes we have redundant states
- Redundant states are also called equivalent states
- k-distinguishable states: Two states S_i and S_j of a machine M are distinguishable iff there exists at least one finite input sequence that, when applied to M, causes different output sequence depending on whether S_i or S_j is the initial state. M is called k-distinguishable if the length of the distinguishing sequence is k.

	NS,	Z
PS	x = 0	x = 1
A B C D E	$E, 0 \\ F, 0 \\ E, 0 \\ F, 0 \\ C, 0$	D, 1 D, 0 B, 1 B, 0 F, 1
\boldsymbol{F}	B, 0	C, 0

- The pair (AB) is 1-distinguishable
- (AE) is 3-distinguishable for the input X = 111 check it!!

State Machine Minimization: State Equivalence

- Equivalent states: Two states S_i and S_j of a machine M are equivalent iff for every possible input sequence the same output sequence is produced regardless of whether S_i or S_j is the initial state.
- **Theorem**: If two state S_i and S_j in M are distinguishable, then they are <u>distinguishable</u> by a sequence of <u>length n-1</u>, where n is the number of states in M.
 - In other words, if two states are k-equivalent for all $k \le n-1$, then they are equivalent
- If $S_i = S_j$ and $S_j = S_k$, then $S_i = S_k$. Also, $S_i = S_j \implies S_j = S_i$, and $S_i = S_i$, so this is an *equivalence relation*.
- Therefore, the set of states can be partitioned into disjoint equivalence classes
 - This is the key idea used in machine minimization
- If the machine is **completely specified**, (that is, its state transitions and outputs are defined for all inputs) then this equivalence partition is **unique**, —> there is a unique minimal machine.
- But if some of the states and outputs are not specified, it is not unique
 - Why? Simple because you have to fill in the unspecified states and outputs (just like don't cares) and you can do it in many ways.

A Simple Special Case

Input Sequence	Present State	Next S X = 0			ent put X = 1
reset	A	В	<u> </u>	0	0
0	В	D	E	0	0
1	C	F	G	0	0
00	D	Н	1	0	0
01	E	J	K	0	0
10	F	L	M	0	0
11	G	N	P	0	0
000	Н	Α	Α	0	0
001	1	A	A	0	0
010	J	A	A	0	1
011	K	A	A	0	0
100	L	A	A	0	1
101	M	A	A	0	0
110	N	A	A	0	0
111	Р	Α	Α	0	0

- Observation: H, I, K, M, N, P all goes back to A and have the same outputs
- Observation: J, L goes back to A and have the same outputs
- So, these states (H, I, K, M, N, P) are clearly equivalent. So is the set (J, L)

A Simple Special Case

Input	Present	Next State $X = 0$ $X = 1$		Present Output $X = 0 X = 1$	
Sequence	State	$\lambda = 0$	<u> </u>	$\lambda = 0$	<u> </u>
reset	A	В	C	0	0
0	В	D	E	0	0
1	C	F	G	0	0
00	D	Н	1	0	0
01	E	J	K	0	0
10	F	L	M	0	0
11	G	N	P	0	0
000	Н	Α	Α	0	0
001	1	A	A	0	0
010	J	A	A	0	1
011	K	A	A	0	0
100	L	A	A	0	1
101	M	A	A	0	0
110	N	A	A	0	0
111	Р	Α	Α	0	0

			Present		
Present	Next State		Output		
State	X = 0	<i>X</i> = 1	<i>X</i> = 0	<i>X</i> = 1	
A	В	C	0	0	
В	D	Ε	0	0	
C	FE	G D	0	0	
D	Н	<i>⅓</i>	0	0	
E	J	ΚH	0	0	
F	L J	-MH	0	0	
G	N H	RH	0	0	
Н	Α	Α	0	0	
	A	_A	0	0	
J	A	A	0	1	
K	A	_A	0	0	
	A	A	0	1	
M	A	A	0	0	
N	A	A	0	0	
P	A	A	0	0	

A Simple Special Case

Present	Next	State	Output		
State	<i>X</i> = 0	<i>X</i> = 1	<i>X</i> = 0	<i>X</i> = 1	
A	В	C	0	0	
В	D	Ε	0	0	
C	Ε	D	0	0	
D	Н	Н	0	0	
E	J	Н	0	0	
Н	Α	A	0	0	
J	A	Α	0	1	

• Remember: This simple technique only works when the circuit resets to its initial state after receiving a fixed number of inputs. So this is a special case only