




(a) Synthetic traces exceed KV budget



(b) Limited state memory causes miss traffic



(c) LRU drops valuable delayed state



(d) Placement exposes topology traffic

