




Source note: deterministic schematic generated from simulator concepts; not a measured wafer layout.