Opcode Operator Register R_A Register R_B Register R_C	Immediate value I
	R_{C} Register R_{D} Divide mode bit
0 0 0 &, ,^ R Result LHS RHS	-
Logical	RHS
0 0 1 +, - R Sum / Diff LHS RHS	-
0 0 1 +, - I Sum / Diff LHS <	RHS —
0 0 1 * R Prod LHS RHS	-
Arithmetic \	Mod - S
0 0 1 / R Quot LHS RHS	Mod - U
0 0 1 *, / I Prod / Quot LHS <	RHS
0 1 0 ≫ U R Result LHS RHS	-
0 1 0 >> U I Result LHS -	RHS
Shift	-
0 1 0 ≫ S I Result LHS ←	RHS
0 1 0 « - R Result LHS RHS	-
0 1 0 ≪ - I Result LHS ←	RHS
0 1 1 < U R Result LHS RHS	-
0 1 1 < U I Result LHS	RHS
0 1 1 < S R Result LHS RHS	-
Relational (0 1 1 < S Result LHS -	RHS
0 1 1 = - R Result LHS RHS	-
0 1 1 = U I Result LHS <	RHS
\	
1 0 0 Load byte unsigned Destination From address	Offset
1 0 0 Load byte signed Destination From address	Offset
1 0 0 Load ½w. unsigned Destination From address	Offset
Memory { 1 0 0 Load ½w. signed Destination From address -	Offset
1 0 0 Load word Destination From address	Offset
1 0 0 Store byte Source To address	Offset
1 0 0 Store ½w. Source To address ←	Offset
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Offset
1 0 1 Read byte unsigned Destination From port #	-
1 0 1 Read byte signed Destination From port #	-
1 0 1 Read 1/4 W. Unsigned Destination From port #	-
Port { 1 0 1 Read ½w. signed Destination From port #	-
1 0 1 Read word Destination From port #	-
	-
1 0 1 Write byte Source To port #	-
1 0 1 Write ½w. Source To port #	
1 0 1 Write 1/2 w. Source To port # 1 0 1 Write word Source To port #	-
1 0 1 Write ½w. Source To port # 1 0 1 Write word Source To port # 1 1 0 Uncond. R - To address	-
1 0 1 Write ½w. Source To port # 1 0 1 Write word Source To port # 1 1 0 Uncond. abs. R 1 1 0 Uncond. I To address To address	
1 0 1 Write ½w. Source To port # 1 0 1 Write word Source To port # 1 1 0 Uncond. abs. R 1 1 0 Uncond. abs. I ← To address 1 1 0 Uncond. rel. I ← To address To address	
1 0 1 Write ½w. Source To port # 1 0 1 Write word Source To port # 1 1 0 Uncond. R	5S →
1 0 1 Write ½w. Source	
1 0 1 Write ½w. Source To port # 1 0 1 Write word Source To port # 1 1 0 Uncond. R	5S →

U: Unsigned S: Signed R: Register I: Immediate -: Don't care LHS: Left-hand side RHS: Right-hand side